

# Power MOSFETs

ON Semiconductor™



ON

# Power MOSFETs

---


DL135/D  
Rev. 7, Apr-2001

© SCILLC, 2001  
Previous Edition © 1996  
"All Rights Reserved"



**ON Semiconductor™**

EZFET, MiniMOS & SMARTDISCRETES are trademarks of Semiconductor Components Industries, LLC (SCILLC).  
ChipFET is a trademark of Vishay Siliconix.  
FETKY is a trademark of International Rectifier Corporation.  
Micro8 is a trademark of International Rectifier.

**ON Semiconductor** and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

### **NORTH AMERICA Literature Fulfillment:**

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** ONlit@hibbertco.com  
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

**German Phone:** (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)  
**Email:** ONlit-german@hibbertco.com  
**French Phone:** (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET)  
**Email:** ONlit-french@hibbertco.com  
**English Phone:** (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)  
**Email:** ONlit@hibbertco.com

**EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781**

\*Available from Germany, France, Italy, UK, Ireland

### **CENTRAL/SOUTH AMERICA:**

**Spanish Phone:** 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)  
**Email:** ONlit-spanish@hibbertco.com  
**Toll-Free from Mexico:** Dial 01-800-288-2872 for Access –  
then Dial 866-297-9322

**ASIA/PACIFIC:** LDC for ON Semiconductor – Asia Support

**Phone:** 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)  
**Toll Free from Hong Kong & Singapore:**  
**001-800-4422-3781**  
**Email:** ONlit-asia@hibbertco.com

**JAPAN:** ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031  
**Phone:** 81-3-5740-2700  
**Email:** r14525@onsemi.com

**ON Semiconductor Website:** <http://onsemi.com>

For additional information, please contact your local Sales Representative.

# Table of Contents

---

## Power MOSFET Numeric Data Sheet Listing and Selector Guide

	<b>Page</b>
Numeric Data Sheet Listing .....	5
Selector Guide .....	9
ChipFET .....	9
SO-8 MiniMOS™ .....	9
SO-8 FETKY™ .....	10
EZFET™ SO-8 Power MOSFETs .....	10
Micro8™ .....	11
SOT-223 .....	11
TSOP-6 .....	11
TSSOP-8 .....	12
SOT-23 .....	12
SC-70/SOT-323 .....	12
SC-88/SOT-363 .....	12
DPAK .....	13
D <sup>2</sup> PAK .....	14
TO-220AB .....	15
TO-247 .....	16
TO-264 .....	16
SMARTDISCRETES™ .....	16
TO-92 .....	17
IGBTs – Insulated Gate Bipolar Transistors .....	17

## Chapter 1: Power MOSFETs

	<b>Page</b>
Data Sheets .....	19

## Chapter 2: Abstracts

Application Note Abstracts .....	1399
----------------------------------	------

## Chapter 3: Case Outlines and Package Dimensions

Case Outlines and Package Dimensions .....	1405
--------------------------------------------	------

## Chapter 4: Index

Alphanumeric Index .....	1415
--------------------------	------



# Power MOSFET Numeric Data Sheet Listing

## Chapter 1: Power MOSFET Data Sheets

Device	Function	Page
NGD15N41CL	Ignition IGBT 15 Amps, 410 Volts N-Channel DPAK	21
NIB6404-5L	SMARTDISCRETES™ 52 Amps, 40 Volts Self Protected with Temperature Sense N-Channel D2PAK	23
NIMD6302R2	SMARTDISCRETES™ 5 Amps, 30 Volts Self Protected with Current Sense N-Channel SO-8, Dual	27
NTD20N03L27	Power MOSFET 20 Amps, 30 Volts N-Channel DPAK	29
NTD20N06	Power MOSFET 20 Amps, 60 Volts N-Channel DPAK	33
NTD3055-094	Power MOSFET 12 Amps, 60 Volts N-Channel DPAK	35
NTD3055L104	Power MOSFET 12 Amps, 60 Volts, Logic Level N-Channel DPAK	37
NTD32N06	Power MOSFET 32 Amps, 60 Volts N-Channel DPAK	39
NTD32N06L	Power MOSFET 32 Amps, 60 Volts, Logic Level N-Channel DPAK	44
NTD4302	Power MOSFET 20 Amps, 30 Volts N-Channel DPAK	49
NTGS3433T1	MOSFET -3.3 Amps, -12 Volts P-Channel TSOP-6	57
NTGS3441T1	Power MOSFET 1 Amp, 20 Volts P-Channel TSOP-6	61
NTGS3443T1	Power MOSFET 2 Amps, 20 Volts P-Channel TSOP-6	67
NTGS3446	Power MOSFET 5 Amps, 20 Volts N-Channel TSOP-6	73
NTGS3455T1	MOSFET -3.5 Amps, -30 Volts P-Channel TSOP-6	76
NTHD5902T1	Dual N-Channel 30 V (D-S) MOSFET	80
NTHD5903T1	Dual P-Channel 2.5 V (G-S) MOSFET	85
NTHD5904T1	Dual N-Channel 2.5 V (G-S) MOSFET	90
NTHD5905T1	Dual P-Channel 1.8 V (G-S) MOSFET	95
NTHS5402T1	N-Channel 30 V (D-S) MOSFET	95
NTHS5404T1	N-Channel 2.5 V (G-S) MOSFET	106
NTHS5441T1	P-Channel 2.5 V (G-S) MOSFET	109
NTHS5443T1	P-Channel 2.5 V (G-S) MOSFET	112
NTHS5445T1	P-Channel 1.8 V (G-S) MOSFET	114
NTMD3P03R2	Power MOSFET -3.05 Amps, -30 Volts Dual P-Channel SO-8	120
NTMD6N02R2	Power MOSFET 6.0 Amps, 20 Volts N-Channel Enhancement Mode Dual SO-8 Package	127
NTMD6P02R2	Power MOSFET 6 Amps, 20 Volts P-Channel SO-8, Dual	120
NTMD7C02	Power MOSFET 9.5 Amps, 20 Volts (N-Ch) 4 Amps, 20 Volts (P-Ch) Complementary SO-8	141
NTMS10P02R2	Power MOSFET -10 Amps, -20 Volts P-Channel Enhancement-Mode Single SO-8 Package	143
NTMS3P03R2	Power MOSFET -3.05 Amps, -30 Volts P-Channel SO-8	150
NTMS4N01R2	Power MOSFET 4.2 Amps, 20 Volts N-Channel Enhancement-Mode Single SO-8 Package	157
NTMS4P01R2	Power MOSFET -4.5 Amps, -12 Volts P-Channel Enhancement-Mode Single SO-8 Package	164
NTMS5P02R2	Power MOSFET -5.4 Amps, -20 Volts P-Channel Enhancement-Mode Single SO-8 Package	171
NTMSD2P102LR2	FETKY™ Power MOSFET and Schottky Diode Dual SO-8 Package	178
NTMSD3P102R2	FETKY™ P-Channel Enhancement-Mode Power MOSFET and Schottky Diode Dual SO-8 Package	188
NTMSD3P303R2	FETKY™ P-Channel Enhancement-Mode Power MOSFET and Schottky Diode Dual SO-8 Package	198
NTP27N06	Power MOSFET 27 Amps, 60 Volts N-Channel TO-220	208
NTP45N06	Power MOSFET 45 Amps, 60 Volts N-Channel TO-220	210
NTP45N06L	Power MOSFET 45 Amps, 60 Volts, Logic Level N-Channel TO-220	215
NTP75N03-06	Power MOSFET 75 Amps, 30 Volts N-Channel TO-220 and D <sup>2</sup> PAK	220
NTP75N03L09	Power MOSFET 75 Amps, 30 Volts N-Channel TO-220 and D <sup>2</sup> PAK	225

# Power MOSFET Numeric Data Sheet Listing (continued)

Device	Function	Page
NTQD6866	Power MOSFET 5.8 Amps, 20 Volts N-Channel TSSOP-8	230
NTTD1P02R2	Power MOSFET -1.45 Amps, -20 Volts P-Channel Enhancement Mode Dual Micro8 Package	234
NTTD2P02R2	Power MOSFET -2.4 Amps, -20 Volts Dual P-Channel Micro8™	241
NTTS2P02R2	Power MOSFET -2.4 Amps, -20 Volts Single P-Channel Micro8™	248
NTTS2P03R2	Power MOSFET -2.48 Amps, -30 Volts P-Channel Enhancement Mode Single Micro8 Package	255
NTUD01N02	Power MOSFET 100 mAmps, 20 Volts Dual N-Channel SC-88	262
2N7000	Small Signal MOSFET 200 mAmps, 60 Volts N-Channel TO-92	264
2N7002LT1	Power MOSFET 115 mAmps, 60 Volts N-Channel SOT-23	267
BS107	Small Signal MOSFET 250 mAmps, 200 Volts N-Channel TO-92	271
BS108	Small Signal MOSFET 250 mAmps, 200 Volts, Logic Level N-Channel TO-92	275
BS170	Small Signal MOSFET 500 mAmps, 60 Volts N-Channel TO-92	277
BSS123LT1	Power MOSFET 170 mAmps, 100 Volts N-Channel SOT-23	280
BSS138LT1	Power MOSFET 200 mAmps, 50 Volts N-Channel SOT-23	284
BSS84LT1	Power MOSFET 130 mAmps, 50 Volts P-Channel SOT-23	289
MGP15N35CL	Ignition IGBT 15 Amps, 350 Volts N-Channel TO-220 and D <sup>2</sup> PAK	293
MGP15N40CL	Ignition IGBT 15 Amps, 410 Volts N-Channel TO-220 and D <sup>2</sup> PAK	301
MGP19N35CL	Ignition IGBT 19 Amps, 350 Volts N-Channel TO-220 and D <sup>2</sup> PAK	309
MGSF1N02ELT1	Power MOSFET 750 mAmps, 20 Volts N-Channel SOT-23	316
MGSF1N02LT1	Power MOSFET 750 mAmps, 20 Volts N-Channel SOT-23	320
MGSF1N03LT1	Power MOSFET 750 mAmps, 30 Volts N-Channel SOT-23	324
MGSF1P02ELT1	Power MOSFET 750 mAmps, 20 Volts P-Channel SOT-23	328
MGSF1P02LT1	Power MOSFET 750 mAmps, 20 Volts P-Channel SOT-23	332
MGSF2P02HD	Power MOSFET 2 Amps, 20 Volts P-Channel TSOP-6	336
MGSF3442VT1	Power MOSFET 4 Amps, 20 Volts N-Channel TSOP-6	344
MGSF3454VT1	Power MOSFET 4 Amps, 30 Volts N-Channel TSOP-6	349
MLD1N06CL	SMARTDISCRETES MOSFET 1 Amp, 62 Volts, Logic Level N-Channel DPAK	354
MLP1N06CL	SMARTDISCRETES MOSFET 1 Amp, 62 Volts, Logic Level N-Channel TO-220	360
MLP2N06CL	SMARTDISCRETES MOSFET 2 Amps, 62 Volts, Logic Level N-Channel TO-220	366
MMBF0201NLT1	Power MOSFET 300 mAmps, 20 Volts N-Channel SOT-23	372
MMBF0202PLT1	Power MOSFET 300 mAmps, 20 Volts P-Channel SOT-23	377
MMBF1374T1	Small Signal MOSFET 50 mAmps, 30 Volts N-Channel SC-70/SOT-323	382
MMBF170LT1	Power MOSFET 500 mAmps, 60 Volts N-Channel SOT-23	384
MMBF2201NT1	Power MOSFET 300 mAmps, 20 Volts N-Channel SC-70/SOT-323	388
MMBF2202PT1	Power MOSFET 300 mAmps, 20 Volts P-Channel SC-70/SOT-323	392
MMDF1300	Power MOSFET 2 Amps, 25 Volts Complementary SO-8, Dual	396
MMDF1N05E	Power MOSFET 1 Amp, 50 Volts N-Channel SO-8, Dual	399
MMDF2C01HD	Power MOSFET 2 Amps, 12 Volts Complementary SO-8, Dual	404
MMDF2C02E	Power MOSFET 2.5 Amps, 25 Volts Complementary, SO-8, Dual	416
MMDF2C02HD	Power MOSFET 2 Amps, 20 Volts Complementary SO-8, Dual	427
MMDF2C03HD	Power MOSFET 2 Amps, 30 Volts Complementary SO-8, Dual	439
MMDF2N02E	Power MOSFET 2 Amps, 25 Volts N-Channel SO-8, Dual	451
MMDF2N05ZR2	Power MOSFET 2 Amps, 50 Volts N-Channel SO-8, Dual	459
MMDF2P01HD	Power MOSFET 2 Amps, 12 Volts P-Channel SO-8, Dual	468
MMDF2P02E	Power MOSFET 2 Amps, 25 Volts P-Channel SO-8, Dual	477
MMDF2P02HD	Power MOSFET 2 Amps, 20 Volts P-Channel SO-8, Dual	485
MMDF2P03HD	Power MOSFET 2 Amps, 30 Volts P-Channel SO-8, Dual	494
MMDF3N02HD	Power MOSFET 3 Amps, 20 Volts N-Channel SO-8, Dual	503
MMDF3N03HD	Power MOSFET 3 Amps, 30 Volts N-Channel SO-8, Dual	512
MMDF3N04HD	Power MOSFET 3 Amps, 40 Volts N-Channel SO-8, Dual	521
MMDF3N06HD	Power MOSFET 3 Amps, 60 Volts N-Channel SO-8, Dual	531
MMDF3N06VL	Power MOSFET 3 Amps, 60 Volts N-Channel SO-8, Dual	540
MMDF4N01HD	Power MOSFET 4 Amps, 20 Volts N-Channel SO-8, Dual	542

# Power MOSFET Numeric Data Sheet Listing (continued)

Device	Function	Page
MMDF5N02Z	Power MOSFET 5 Amps, 20 Volts N-Channel SO-8, Dual	551
MMDF6N03HD	Power MOSFET 6 Amps, 30 Volts N-Channel SO-8, Dual	560
MMDF7N02Z	Power MOSFET 7 Amps, 20 Volts N-Channel SO-8, Dual	569
MMDFS2P102	Power MOSFET 2 Amps, 20 Volts P-Channel SO-8, FETKY™	579
MMDFS6N303	Power MOSFET 6 Amps, 30 Volts N-Channel SO-8, FETKY™	589
MMFT2406T1	Power MOSFET 700 mAmps, 240 Volts N-Channel SOT-223	605
MMFT2955E	Power MOSFET 1 Amp, 60 Volts P-Channel SOT-223	610
MMFT2N02EL	Power MOSFET 2 Amps, 20 Volts N-Channel SOT-223	619
MMFT3055V	Power MOSFET 1 Amp, 60 Volts N-Channel SOT-223	628
MMFT3055VL	Power MOSFET 1 Amp, 60 Volts N-Channel SOT-223	637
MMFT5P03HD	Power MOSFET 5 Amps, 30 Volts P-Channel SOT-223	646
MMFT960T1	Power MOSFET 300 mAmps, 60 Volts N-Channel SOT-223	656
MMSF10N02Z	Power MOSFET 10 Amps, 20 Volts N-Channel SO-8	662
MMSF10N03Z	Power MOSFET 10 Amps, 30 Volts N-Channel SO-8	671
MMSF1308	Power MOSFET 7 Amps, 30 Volts N-Channel SO-8	681
MMSF1310	Power MOSFET 10 Amps, 30 Volts N-Channel SO-8	689
MMSF2P02E	Power MOSFET 2 Amps, 20 Volts P-Channel SO-8	697
MMSF3300	Power MOSFET 11.5 Amps, 30 Volts N-Channel SO-8	705
MMSF3P02HD	Power MOSFET 3 Amps, 20 Volts P-Channel SO-8	715
MMSF5N02HD	Power MOSFET 5 Amps, 20 Volts N-Channel SO-8	724
MMSF5N03HD	Power MOSFET 5 Amps, 30 Volts N-Channel SO-8	733
MMSF7N03HD	Power MOSFET 7 Amps, 30 Volts N-Channel SO-8	742
MMSF7N03Z	Power MOSFET 7 Amps, 30 Volts N-Channel SO-8	751
MPF930	Small Signal MOSFET 2 Amps, 35, 60, 90 Volts N-Channel TO-92	761
MTB1306	Power MOSFET 75 Amps, 30 Volts, Logic Level N-Channel D <sup>2</sup> PAK	765
MTB20N20E	Power MOSFET 20 Amps, 200 Volts N-Channel D <sup>2</sup> PAK	772
MTB23P06V	Power MOSFET 23 Amps, 60 Volts P-Channel D <sup>2</sup> PAK	781
MTB29N15E	Power MOSFET 29 Amps, 150 Volts N-Channel D <sup>2</sup> PAK	790
MTB30N06VL	Power MOSFET 30 Amps, 60 Volts, Logic Level N-Channel D <sup>2</sup> PAK	798
MTB30P06V	Power MOSFET 30 Amps, 60 Volts P-Channel D <sup>2</sup> PAK	807
MTB36N06V	Power MOSFET 32 Amps, 60 Volts N-Channel D <sup>2</sup> PAK	816
MTB40N10E	Power MOSFET 40 Amps, 100 Volts N-Channel D <sup>2</sup> PAK	825
MTB50N06V	Power MOSFET 42 Amps, 60 Volts N-Channel D <sup>2</sup> PAK	834
MTB50N06VL	Power MOSFET 42 Amps, 60 Volts, Logic Level N-Channel D <sup>2</sup> PAK	843
MTB50P03HDL	Power MOSFET 50 Amps, 30 Volts, Logic Level P-Channel D <sup>2</sup> PAK	852
MTB52N06V	Power MOSFET 52 Amps, 60 Volts N-Channel D <sup>2</sup> PAK	862
MTB52N06VL	Power MOSFET 52 Amps, 60 Volts, Logic Level N-Channel D <sup>2</sup> PAK	871
MTB55N06Z	Power MOSFET 55 Amps, 60 Volts N-Channel D <sup>2</sup> PAK	880
MTB60N05HDL	Power MOSFET 60 Amps, 50 Volts, Logic Level N-Channel D <sup>2</sup> PAK	885
MTB60N06HD	Power MOSFET 60 Amps, 60 Volts N-Channel D <sup>2</sup> PAK	895
MTB75N03HDL	Power MOSFET 75 Amps, 25 Volts, Logic Level N-Channel D <sup>2</sup> PAK	905
MTB75N05HD	Power MOSFET 75 Amps, 50 Volts N-Channel D <sup>2</sup> PAK	915
MTB75N06HD	Power MOSFET 75 Amps, 60 Volts N-Channel D <sup>2</sup> PAK	922
MTD1302	Power MOSFET 20 Amps, 30 Volts N-Channel DPAK	932
MTD15N06V	Power MOSFET 15 Amps, 60 Volts N-Channel DPAK	942
MTD15N06VL	Power MOSFET 15 Amps, 60 Volts N-Channel DPAK	951
MTD20N03HDL	Power MOSFET 20 Amps, 30 Volts, Logic Level N-Channel DPAK	960
MTD20N06HD	Power MOSFET 20 Amps, 60 Volts N-Channel DPAK	970
MTD20N06HDL	Power MOSFET 20 Amps, 60 Volts, Logic Level N-Channel DPAK	980
MTD20P03HDL	Power MOSFET 20 Amps, 30 Volts, Logic Level P-Channel DPAK	990
MTD20P06HDL	Power MOSFET 20 Amps, 60 Volts, Logic Level P-Channel DPAK	1000
MTD2955V	Power MOSFET 12 Amps, 60 Volts P-Channel DPAK	1010
MTD3055V	Power MOSFET 12 Amps, 60 Volts N-Channel DPAK	1019
MTD3055VL	Power MOSFET 12 Amps, 60 Volts N-Channel DPAK	1028



# Power MOSFET Numeric Data Sheet Listing (continued)

Device	Function	Page
MTD3302	Power MOSFET 18 Amps, 30 Volts N-Channel DPAK	1037
MTD4N20E	Power MOSFET 4 Amps, 200 Volts N-Channel DPAK	1048
MTD5P06V	Power MOSFET 5 Amps, 60 Volts P-Channel DPAK	1057
MTD6N20E	Power MOSFET 6 Amps, 200 Volts N-Channel DPAK	1066
MTD6P10E	Power MOSFET 6 Amps, 100 Volts P-Channel DPAK	1075
MTD9N10E	Power MOSFET 9 Amps, 100 Volts N-Channel DPAK	1084
MTDF1N02HD	Power MOSFET 1 Amp, 20 Volts N-Channel Micro8™, Dual	1093
MTDF1N03HD	Power MOSFET 1 Amp, 30 Volts N-Channel Micro8™, Dual	1104
MTDF2N06HD	Power MOSFET 2 Amps, 60 Volts N-Channel Micro8™, Dual	1115
MTP10N10E	Power MOSFET 10 Amps, 100 Volts N-Channel TO-220	1123
MTP10N10EL	Power MOSFET 10 Amps, 100 Volts, Logic Level N-Channel TO-220	1130
MTP12P10	Power MOSFET 12 Amps, 100 Volts P-Channel TO-220	1136
MTP1302	Power MOSFET 42 Amps, 30 Volts N-Channel TO-220	1141
MTP1306	Power MOSFET 75 Amps, 30 Volts N-Channel TO-220	1148
MTP15N06V	Power MOSFET 15 Amps, 60 Volts N-Channel TO-220	1155
MTP15N06VL	Power MOSFET 15 Amps, 60 Volts, Logic Level N-Channel TO-220	1161
MTP20N06V	Power MOSFET 20 Amps, 60 Volts N-Channel TO-220	1167
MTP20N15E	Power MOSFET 20 Amps, 150 Volts N-Channel TO-220	1173
MTP20N20E	Power MOSFET 20 Amps, 200 Volts N-Channel TO-220	1175
MTP23P06V	Power MOSFET 23 Amps, 60 Volts P-Channel TO-220	1181
MTP27N10E	Power MOSFET 27 Amps, 100 Volts N-Channel TO-220	1187
MTP2955V	Power MOSFET 12 Amps, 60 Volts P-Channel TO-220	1193
MTP29N15E	Power MOSFET 29 Amps, 150 Volts N-Channel TO-220	1199
MTP3055V	Power MOSFET 12 Amps, 60 Volts N-Channel TO-220	1213
MTP3055VL	Power MOSFET 12 Amps, 60 Volts, Logic Level N-Channel TO-220	1219
MTP30N06VL	Power MOSFET 30 Amps, 60 Volts, Logic Level N-Channel TO-220	1225
MTP30P06V	Power MOSFET 30 Amps, 60 Volts P-Channel TO-220	1231
MTP36N06V	Power MOSFET 32 Amps, 60 Volts N-Channel TO-220	1237
MTP40N10E	Power MOSFET 40 Amps, 100 Volts N-Channel TO-220	1243
MTP50N06V	Power MOSFET 42 Amps, 60 Volts N-Channel TO-220	1249
MTP50N06VL	Power MOSFET 42 Amps, 60 Volts, Logic Level N-Channel TO-220	1255
MTP50P03HDL	Power MOSFET 50 Amps, 30 Volts, Logic Level P-Channel TO-220	1261
MTP52N06V	Power MOSFET 52 Amps, 60 Volts N-Channel TO-220	1268
MTP52N06VL	Power MOSFET 52 Amps, 60 Volts, Logic Level N-Channel TO-220	1274
MTP5P06V	Power MOSFET 5 Amps, 60 Volts P-Channel TO-220	1280
MTP60N06HD	Power MOSFET 60 Amps, 60 Volts N-Channel TO-220	1286
MTP6P20E	Power MOSFET 6 Amps, 200 Volts P-Channel TO-220	1293
MTP75N03HDL	Power MOSFET 75 Amps, 25 Volts, Logic Level N-Channel TO-220	1299
MTP75N05HD	Power MOSFET 75 Amps, 50 Volts N-Channel TO-220	1306
MTP75N06HD	Power MOSFET 75 Amps, 60 Volts N-Channel TO-220	1313
MTP7N20E	Power MOSFET 7 Amps, 200 Volts N-Channel TO-220	1320
MTSF1P02HD	Power MOSFET 1 Amp, 20 Volts P-Channel Micro8™	1326
MTSF3N02HD	Power MOSFET 3 Amps, 20 Volts N-Channel Micro8™	1337
MTSF3N03HD	Power MOSFET 3 Amps, 30 Volts N-Channel Micro8™	1348
MTW32N20E	Power MOSFET 32 Amps, 200 Volts N-Channel TO-247	1359
MTW32N25E	Power MOSFET 32 Amps, 250 Volts N-Channel TO-247	1365
MTW35N15E	Power MOSFET 35 Amps, 150 Volts N-Channel TO-247	1371
MTW45N10E	Power MOSFET 45 Amps, 100 Volts N-Channel TO-247	1377
MTY55N20E	Power MOSFET 55 Amps, 200 Volts N-Channel TO-264	1383
VN0300L	Small Signal MOSFET 200 mAmps, 60 Volts N-Channel TO-92	1389
VN2222LL	Small Signal MOSFET 150 mAmps, 60 Volts N-Channel TO-92	1391
VN2406L	Small Signal MOSFET 200 mAmps, 240 Volts N-Channel TO-92	1394
VN2410L	Small Signal MOSFET 200 mAmps, 240 Volts N-Channel TO-92	1396

# Power MOSFET Selector Guide

Table 1. ChipFET – Case 1206A

V <sub>(BR)DSS</sub> (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>				I <sub>D</sub> (cont) Amps (Note 8.)	Device (Note 3.)	P <sub>D</sub> (Notes 1. & 2.) (Watts) Max	Configuration	Page No.
	10 V (Ω)	4.5 V (Ω)	2.5 V (Ω)	1.8 V (Ω)					
30	0.035	0.055	–	–	6.7	<b><i>NTHS5402T1</i></b>	1.3	Single N–Channel	95
	0.085	0.143	–	–	3.9	<b><i>NTHD5902T1</i></b>	1.1	Dual N–Channel	80
20	–	0.03	0.045	–	7.2	<b><i>NTHS5404T1</i></b>	1.3	Single N–Channel	106
	–	0.075	0.0134	–	4.2	<b><i>NTHD5904T1</i></b>	1.1	Dual N–Channel	90
	–	0.060 (Note 7.)	0.083	–	5.3	<b><i>NTHS5441T1</i></b>	1.3	Single P–Channel	109
	–	0.065	0.110	–	4.7	<b><i>NTHS5443T1</i></b>	1.3	Single P–Channel	112
	–	0.155	0.260	–	2.9	<b><i>NTHD5903T1</i></b>	1.1	Dual P–Channel	85
8	–	0.035	0.047	0.062	7.1	<b><i>NTHS5445T1</i></b>	1.3	Single P–Channel	114
	–	0.09	0.13	0.18	4.1	<b><i>NTHD5905T1</i></b>	1.1	Dual P–Channel	95

Table 2. SO-8 (MiniMOS™) – Case 751–06

V <sub>(BR)DSS</sub> (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>				I <sub>D</sub> (cont) Amps	Device (Note 4.)	P <sub>D</sub> (Notes 1. & 2.) (Watts) Max	Configuration (Note 6.)	Page No.
	10 V (Ω)	4.5 V (Ω)	2.7 V (Ω)	2.5 V (Ω)					
60	–	0.130 (Note 5.)	–	–	3.3	<b><i>MMDF3N06VLR2</i></b>	2.0	Dual N–Channel	540
	0.100	0.200	–	–	3.3	<b><i>MMDF3N06HDR2</i></b>	2.0	Dual N–Channel	531
50	0.300	0.500	–	–	1.5	<b><i>MMDF1N05ER2</i></b>	2.0	Dual N–Channel	399
40	0.080	0.100	–	–	3.4	<b><i>MMDF3N04HDR2</i></b>	2.0	Dual N–Channel	521
30	0.030	0.039	–	–	7.0	<b><i>MMSF1308R2</i></b>	2.5	Single N–Channel	681
	0.015	0.019	–	–	10.0	<b><i>MMSF1310R2</i></b>	2.5	Single N–Channel	689
	0.0125	0.020	–	–	11.5	<b><i>MMSF3300R2</i></b>	2.5	Single N–Channel	705
	0.040	0.050	–	–	6.5	<b><i>MMSF5N03HDR2</i></b>	2.5	Single N–Channel	733
	0.028	0.040	–	–	8.2	<b><i>MMSF7N03HDR2</i></b>	2.5	Single N–Channel	742
	0.085	0.115	–	–	3.05	<b><i>NTMS3P03R2</i></b>	2.5	Single P–Channel	150
	0.070	0.075	–	–	4.1	<b><i>MMDF3N03HDR2</i></b>	2.0	Dual N–Channel	512
	0.035	0.050	–	–	6.0	<b><i>MMDF6N03HDR2</i></b>	2.0	Dual N–Channel	560
	0.085	0.125	–	–	3.05	<b><i>NTMD3P03R2</i></b>	2.0	Dual P–Channel	120
0.070/0.200	0.075/0.300	–	–	4.1	<b><i>MMDF2C03HDR2</i></b>	2.0	Complementary	439	
25	0.100/0.210	0.160/0.375	–	–	3.0/2.0	<b><i>MMDF1300R2</i></b>	1.8	Complementary	396
20	0.025	0.040	–	–	8.2	<b><i>MMSF5N02HDR2</i></b>	2.5	Single N–Channel	724
	–	0.045	0.055	–	4.0	<b><i>NTMS4N01R2</i></b>	2.5	Single N–Channel	157
	0.250	0.400	–	–	2.5	<b><i>MMSF2P02ER2</i></b>	2.5	Single P–Channel	697
	0.075	0.095	–	–	5.6	<b><i>MMSF3P02HDR2</i></b>	2.5	Single P–Channel	715
	–	0.033	–	0.048	5.4	<b><i>NTMS5P02R2</i></b>	2.5	Single P–Channel	171
	–	0.014	–	0.020	10.0	<b><i>NTMS10P02R2</i></b>	2.5	Single P–Channel	143

1. T<sub>C</sub> = 25°C
2. See Data Sheet for Applicable Mounting Configuration.
3. Available in Tape and Reel only. T1 suffix = 3000 per reel.
4. Available in Tape and Reel only. R2 suffix = 2500 per reel.
5. V<sub>GS</sub> = 5.0 V
6. Data for all Complementary Devices listed as Nch/Pch.
7. V<sub>GS</sub> = 3.6 V
8. t ≤ 5 sec

Devices listed in **bold, italic** are ON Semiconductor preferred devices.

# Power MOSFET Selector Guide (continued)

**Table 2. SO-8 (MiniMOS™) – Case 751–06 (continued)**

V(BR)DSS (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>				I <sub>D</sub> (cont) Amps	Device (Note 11.)	P <sub>D</sub> (Notes 9. & 10.) (Watts) Max	Configuration (Note 12.)	Page No.
	10 V (Ω)	4.5 V (Ω)	2.7 V (Ω)	2.5 V (Ω)					
20	0.100	0.200	–	–	3.6	MMDF2N02ER2	2.0	Dual N–Channel	451
	–	0.035	0.048	0.049	6.5	NTMD6N02R2	2.0	Dual N–Channel	127
	0.090	0.100	–	–	3.8	MMDF3N02HDR2	2.0	Dual N–Channel	503
	0.250	0.400	–	–	2.5	MMDF2P02ER2	2.0	Dual P–Channel	477
	0.160	0.180	–	–	3.3	MMDF2P02HDR2	2.0	Dual P–Channel	485
	–	0.033	–	0.050	7.8	NTMD6P02R2	2.0	Dual P–Channel	120
	0.100/0.250	0.200/0.400	–	–	3.6	MMDF2C02ER2	2.0	Complementary	416
	0.090/0.160	0.100/0.180	–	–	3.8	MMDF2C02HDR2	2.0	Complementary	427
12	–	0.045	0.055	–	5.1	NTMS4P01R2	2.5	Single P–Channel	164
	–	0.180	0.220	–	3.4	MMDF2P01HDR2	2.0	Dual P–Channel	468
	–	0.045/0.180	–	–	5.2	MMDF2C01HDR2	2.0	Complementary	404

**Table 3. SO-8 FETKY™ — Case 751–06**

V(BR)DSS (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>				I <sub>D</sub> (cont) Amps	Device (Note 11.)	P <sub>D</sub> (Notes 9. & 10.) (Watts) Max	Configuration	Page No.
	10 V (Ω)	4.5 V (Ω)	2.7 V (Ω)	2.5 V (Ω)					
30	0.035	0.050	–	–	6.0	MMDFS6N303R2	2.0	Dual N–Channel/ Schottky	589
	0.085	0.125	–	–	3.05	NTMSD3P303R2	2.0	Dual P–Channel/ Schottky	198
20	0.160	0.180	–	–	3.3	MMDFS2P102R2	2.0	Dual P–Channel/ Schottky	579
	–	0.090	0.130	0.15	2.4	NTMSD2P102LR2	2.0	Dual P–Channel/ Schottky	178
	0.085	0.125	–	–	3.0	NTMSD3P102R2	2.0	Dual P–Channel/ Schottky	188

**Table 4. EZFET™ – SO-8 Power MOSFETs with Zener Gate Protection – Case 751–06**

V(BR)DSS (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>				I <sub>D</sub> (cont) Amps	Device (Note 11.)	P <sub>D</sub> (Notes 9. & 10.) (Watts) Max	Configuration	Page No.
	10 V (Ω)	4.5 V (Ω)	2.7 V (Ω)	2.5 V (Ω)					
50	0.3	–	–	–	2.0	MMDF2N05ZR2	2.0	Dual N–Channel	459
30	0.03	0.04	–	–	7.5	MMSF7N03ZR2	2.5	Single N–Channel	751
	0.013	0.018	–	–	10	MMSF10N03ZR2	1.6	Single N–Channel	671
20	–	0.015	0.019	–	10	MMSF10N02ZR2	2.5	Single N–Channel	662
	–	0.04	0.05	–	5.0	MMDF5N02ZR2	2.0	Dual N–Channel	551
	–	0.027	–	0.035	7.0	MMDF7N02ZR2	2.0	Dual N–Channel	569

9. T<sub>C</sub> = 25°C

10. See Data Sheet for Applicable Mounting Configuration.

11. Available in Tape and Reel only. R2 suffix = 2500 per reel.

12. Data for all Complementary Devices listed as Nch/Pch.

# Power MOSFET Selector Guide (continued)

**Table 5. Micro8™ – Case 846A–02**

V(BR)DSS (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>				I <sub>D</sub> (cont) Amps	Device (Note 15.)	P <sub>D</sub> (Notes 13. & 14.) (Watts) Max	Configuration	Page No.
	10 V (Ω)	4.5 V (Ω)	2.7 V (Ω)	2.5 V (Ω)					
60	0.22	0.26	–	–	1.5	<i>MTDF2N06HDR2</i>	1.25	Dual N–Channel	1115
30	0.04	0.06	–	–	5.7	<i>MTSF3N03HDR2</i>	1.79	Single N–Channel	1348
	0.085	0.135	–	–	2.5	<i>NTTS2P03R2</i>	1.79	Single P–Channel	255
	0.12	0.16	–	–	2.0	<i>MTDF1N03HDR2</i>	1.25	Dual N–Channel	1104
20	–	0.04	0.05	–	6.1	<i>MTSF3N02HDR2</i>	1.79	Single N–Channel	1337
	–	0.16	0.19	–	1.8	<i>MTSF1P02HDR2</i>	1.8	Single P–Channel	1326
	–	0.09	0.13	–	2.4	<i>NTTS2P02R2R2</i>	0.78	Single P–Channel	248
	–	0.12	0.16	–	2.8	<i>MTDF1N02HDR2</i>	1.25	Dual N–Channel	1093
	–	0.16	0.25	–	1.45	<i>NTTD1P02R2</i>	1.25	Dual P–Channel	234
	–	0.090	0.130	–	2.4	<i>NTTD2P02R2</i>	1.25	Dual P–Channel	241

**Table 6. SOT-223 – Case 318E–04**

V(BR)DSS (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>				I <sub>D</sub> (cont) Amps	Device (Note 16.)	P <sub>D</sub> (Notes 13. & 14.) (Watts) Max	Page No.
	10 V (Ω)	5.0 V (Ω)	2.7 V (Ω)	2.5 V (Ω)				
<b>N–Channel</b>								
240	6.0	–	–	10	0.7	<i>MMFT2406T1/T3</i>	1.5	605
200	14	–	–	–	0.25	<i>MMFT107T1/T3</i>	0.8	599
60	0.13	–	–	–	1.7	<i>MMFT3055VT1/T3</i>	2.0	628
	–	0.14	–	–	1.5	<i>MMFT3055VLT1/T3</i>	2.0	637
	1.7	–	–	–	0.3	<i>MMFT960T1</i>	0.8	656
20	–	0.15	–	–	1.6	<i>MMFT2N02ELT1</i>	0.8	619
<b>P–Channel</b>								
60	0.3	–	–	–	1.2	<i>MMFT2955ET1/T3</i>	0.8	610
30	0.1	–	–	–	5.2	<i>MMFT5P03HDT3</i>	3.13	646

**Table 7. TSOP–6 – Case 318G–02**

V(BR)DSS (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>				I <sub>D</sub> (cont) Amps	Device (Note 17.)	P <sub>D</sub> (Notes 13. & 14.) (Watts) Max	Page No.
	10 V (Ω)	4.5 V (Ω)	2.7 V (Ω)	2.5 V (Ω)				
<b>N–Channel</b>								
30	0.065	0.095	–	–	4.2	<i>MGSF3454VT1</i>	2.0	349
20	–	0.07	–	0.095	4.0	<i>MGSF3442VT1</i>	2.0	344
	–	0.045	–	0.055	5.8	<i>NTGS3446T1</i>	1.6	73
<b>P–Channel</b>								
30	0.100	0.170	–	–	3.5	<i>NTGS3455T1</i>	2.0	76
20	–	0.09	–	0.135	3.3	<i>NTGS3441T1</i>	2.0	61
	–	0.065	0.090	0.100	4.4	<i>NTGS3443T1</i>	2.0	67
	0.175	0.28	–	–	1.3	<i>MGSF2P02HDT1</i>	2.0	336
12	–	.075	.095	–	3.3	<i>NTGS3433T1</i>	2.0	57

13. T<sub>C</sub> = 25°C

14. See Data Sheet for Applicable Mounting Configuration.

15. Available in Tape and Reel only. R2 suffix = 4000 per reel.

16. Available in Tape and Reel only. T1 suffix = 1000 per reel, T3 suffix = 4000 per reel.

17. Available in Tape and Reel only. T1 suffix = 3000 per reel.

# Power MOSFET Selector Guide (continued)

**Table 8. TSSOP-8 – Case 318G-02**

V <sub>(BR)DSS</sub> (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>				I <sub>D</sub> (cont) Amps	Device (Note 20.)	P <sub>D</sub> (Notes 18. & 19.) (Watts) Max	Configuration	Page No.
	10 V (Ω)	4.5 V (Ω)	2.7 V (Ω)	2.5 V (Ω)					
20	–	0.03 (Note 23.)	–	0.04	5.8	<b>NTQD6866R2</b>	1.6	Dual N-Channel	230
	–	0.020	0.027	–	6.2	<b>NTQS6463R2</b>	1.05	Single P-Channel	232

**Table 9. SOT-23 – Case 318-08**

V <sub>(BR)DSS</sub> (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>			I <sub>D</sub> (cont) Amps	Device (Note 21.)	P <sub>D</sub> (Notes 18. & 19.) (Watts) Max	Page No.
	10 V (Ω)	4.5 V (Ω)	2.5 V (Ω)				

**N-Channel**

100	6.0	–	–	0.17	<b>BSS123LT1/T3</b>	0.225	280
60	5.0	–	–	0.50	<b>MMBF170LT1/T3</b>	0.225	384
	7.5	–	–	0.115	<b>2N7002LT1/T3</b>	0.225	267
50	–	3.5 @ 5.0 V	7.0 @ 2.75	0.20	<b>BSS138LT1/T3</b>	0.225	284
30	0.1	0.145	–	0.75	<b>MGSF1N03LT1</b>	0.4	324
20	0.09	0.13	–	0.75	<b>MGSF1N02LT1</b>	0.4	320
	1.0	1.4	–	0.3	<b>MMBF0201NLT1</b>	0.225	372
	–	0.085	0.115	0.75	<b>MGSF1N02ELT1</b>	0.4	316

**P-Channel**

50	–	10 @ 5.0 V	–	0.13	<b>BSS84LT1</b>	0.225	289
20	–	0.26	0.5	0.75	<b>MGSF1P02ELT1</b>	0.4	328
	0.35	0.5	–	0.75	<b>MGSF1P02LT1</b>	0.4	332
	1.4	3.5	–	0.3	<b>MMBF0202PLT1</b>	0.225	377

**Table 10. SC-70 / SOT-323 – Case 419-02**

V <sub>(BR)DSS</sub> (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>			I <sub>D</sub> (cont) Amps	Device (Note 22.)	P <sub>D</sub> (Notes 18. & 19.) (Watts) Max	V <sub>GS</sub> (Volts) Min	Page No.
	10 V (Ω)	4.5 V (Ω)	2.7 V (Ω)					

**N-Channel**

30	–	50	–	0.10	<b>MMBF1374T1</b>	0.10	1.0	382
20	1.0	1.4	–	0.30	<b>MMBF2201NT1</b>	0.15	1.0	388

**P-Channel**

20	2.2	3.5	–	0.30	<b>MMBF2202PT1</b>	0.15	1.0	392
----	-----	-----	---	------	--------------------	------	-----	-----

**Table 11. SC-88 / SOT-363 – Case 419B-01**

V <sub>(BR)DSS</sub> (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>			I <sub>D</sub> (cont) Amps	Device (Note 22.)	P <sub>D</sub> (Notes 18. & 19.) (Watts) Max	V <sub>GS</sub> (Volts) Min	Page No.
	10 V (Ω)	4.5 V (Ω)	2.7 V (Ω)					

**N-Channel**

20	10	–	–	0.1	<b>NTUD01N02</b>	0.15	0.5	262
----	----	---	---	-----	------------------	------	-----	-----

18. T<sub>C</sub> = 25°C

19. See Data Sheet for Applicable Mounting Configuration.

20. Available in Tape and Reel only. R2 suffix = 4000 per reel.

21. Available in Tape and Reel only. T1 suffix = 3000 per reel, T3 suffix = 10,000 per reel.

22. Available in Tape and Reel only. T1 suffix = 3000 per reel.

23. V<sub>GS</sub> = 4.0 V

# Power MOSFET Selector Guide (continued)

Table 12. DPAK – Case 369A–13 (TO–252)

V(BR)DSS (Volts) Min	Max RDS(on) @ VGS			ID (cont) Amps	Device (Note 26.)	PD (Notes 24. & 25.) (Watts) Max	Page No.
	10 V (Ω)	5.0 V (Ω)	2.7 V (Ω)				
<b>N-Channel</b>							
200	1.2	–	–	4.0	MTD4N20E	40	1048
	0.07	–	–	6.0	MTD6N20E	50	1066
100	0.25	–	–	9.0	MTD9N10E	40	1084
60	0.094	–	–	12	NTD3055–094	36	35
	–	0.104	–	12	NTD3055L104	36	37
	0.15	–	–	12	MTD3055V	48	1019
	–	0.18	–	12	MTD3055VL	48	1028
	0.12	–	–	15	MTD15N06V	55	942
	–	0.085	–	15	MTD15N06VL	60	951
	0.045	–	–	20	MTD20N06HD	40	970
	–	0.045	–	20	MTD20N06HDL	40	980
	0.046	–	–	20	NTD20N06	60	33
	0.026	–	–	32	NTD32N06	60	39
	–	0.028	–	32	NTD32N06L	60	44
	30	–	0.035	–	20	MTD20N03HDL	74
0.022		–	–	20	MTD1302	74	932
–		0.027	–	20	NTD20N03L27	74	29
0.010		0.013	–	20	NTD4302	62	49
0.010		–	–	30	MTD3302	96	1037
<b>P-Channel</b>							
100	0.66	–	–	6.0	MTD6P10E	50	1075
60	0.45	–	–	5.0	MTD5P06V	40	1057
	0.20	–	–	12	MTD2955V	60	1010
	–	0.175	–	15	MTD20P06HDL	72	1000
30	–	0.099	–	19	MTD20P03HDL	75	990

24. TC = 25°C

25. See Data Sheet for Applicable Mounting Configuration.

26. Also available in Tape and Reel. T4 suffix = 2500 per reel.

# Power MOSFET Selector Guide (continued)

Table 13. D<sup>2</sup>PAK – Case 418B–03 (TO–264)

V <sub>(BR)DSS</sub> (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>			I <sub>D</sub> (cont) Amps	Device (Note 29.)	P <sub>D</sub> (Notes 27. & 28.) (Watts) Max	Page No.
	10 V (Ω)	5.0 V (Ω)	2.7 V (Ω)				
<b>N-Channel</b>							
200	0.16	–	–	20	MTB20N20E	125	772
150	0.07	–	–	29	MTB29N15E	125	790
100	0.04	–	–	40	MTB40N10E	169	825
60	0.04	–	–	32	MTB36N06V	90	816
	–	0.05	–	30	MTB30N06VL	90	798
	0.026	–	–	45	NTB45N06	120	210
	–	0.028	–	45	NTB45N06L	120	215
	0.028	–	–	42	MTB50N06V	125	834
	–	0.032	–	42	MTB50N06VL	125	843
	0.022	–	–	52	MTB52N06V	165	862
	–	0.025	–	52	MTB52N06VL	188	871
	0.016	–	–	55	MTB55N06Z	136	880
	0.014	–	–	60	MTB60N06HD	125	895
	0.010	–	–	75	MTB75N06HD	125	922
50	0.0095	–	–	75	MTB75N05HD	125	915
	–	0.014	–	60	MTB60N05HDL	150	885
30	0.0065	–	–	75	MTB1306	150	765
	0.0065	–	–	75	NTB75N03–06	150	220
	–	0.009	–	75	NTB75N03L09	150	225
25	–	0.009	–	75	MTB75N03HDL	125	905
<b>P-Channel</b>							
60	0.12	–	–	23	MTB23P06V	90	781
	0.08	–	–	30	MTB30P06V	125	807
30	–	0.025	–	50	MTB50P03HDL	125	852

27. T<sub>C</sub> = 25°C

28. See Data Sheet for Applicable Mounting Configuration.

29. Also available in Tape and Reel. T4 suffix = 800 per reel.

# Power MOSFET Selector Guide (continued)

Table 14. TO-220AB – Case 221A–09

V <sub>(BR)DSS</sub> (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>			I <sub>D</sub> (cont) Amps	Device	P <sub>D</sub> (Note NO TAG) (Watts) Max	Page No.
	10 V (Ω)	5.0 V (Ω)	2.7 V (Ω)				
<b>N-Channel</b>							
200	0.70	–	–	7.0	MTP7N20E	50	1320
	0.16	–	–	20	MTP20N20E	125	1175
150	0.07	–	–	29	MTP29N15E	125	1199
	0.13	–	–	20	MTP20N15E	112	1173
100	0.25	–	–	10	MTP10N10E	75	1123
	0.07	–	–	27	MTP27N10E	104	1187
	0.04	–	–	40	MTP40N10E	169	1243
	–	0.22	–	10	MTP10N10EL	40	1130
60	0.150	–	–	12	MTP3055V	48	1213
	–	0.18	–	12	MTP3055VL	48	1219
	0.12	–	–	15	MTP15N06V	55	1155
	–	0.085	–	15	MTP15N06VL	60	1161
	0.085	–	–	20	MTP20N06V	60	1167
	0.046	–	–	27	NTP27N06	74	208
	0.04	–	–	32	MTP36N06V	90	1237
	–	0.05	–	30	MTP30N06VL	90	1225
	0.026	–	–	45	NTP45N06	120	210
	–	0.028	–	45	NTP45N06L	120	215
	0.028	–	–	42	MTP50N06V	125	1249
	–	0.032	–	42	MTP50N06VL	125	1255
	0.022	–	–	52	MTP52N06V	165	1268
	–	0.025	–	52	MTP52N06VL	165	1274
	0.014	–	–	60	MTP60N06HD	150	1286
	0.01	–	–	75	MTP75N06HD	150	1313
50	0.0095	–	–	75	MTP75N05HD	150	1306
30	0.022	0.029	–	42	MTP1302	74	1141
	0.0065	0.0085	–	75	MTP1306	150	1148
	0.0065	–	–	75	NTP75N03–06	150	220
	–	0.009	–	75	NTP75N03L09	150	225
25	–	0.009	–	75	MTP75N03HDL	150	1299
<b>P-Channel</b>							
500	6.0	–	–	2.0	MTP2P50E	75	1207
200	1.0	–	–	6.0	MTP6P20E	75	1293
100	0.30	–	–	12	MTP12P10	75	1136
60	0.45	–	–	5.0	MTP5P06V	40	1280
	0.20	–	–	12	MTP2955V	60	1193
	0.12	–	–	23	MTP23P06V	90	1181
	0.08	–	–	30	MTP30P06V	125	1231
30	–	0.025	–	50	MTP50P03HDL	125	1261

30. T<sub>C</sub> = 25°C



# Power MOSFET Selector Guide (continued)

**Table 15. TO-247 (Isolated Mounting Hole) – Case 340K–01**

$V_{(BR)DSS}$ (Volts) Min	Max $R_{DS(on)}$ @ $V_{GS}$			$I_D$ (cont) Amps	Device	$P_D$ (Note 31.) (Watts) Max	Page No.
	10 V ( $\Omega$ )	4.5 V ( $\Omega$ )	2.7 V ( $\Omega$ )				
<b>N-Channel</b>							
250	0.08	–	–	32	<i>MTW32N25E</i>	250	1365
200	0.075	–	–	32	<i>MTW32N20E</i>	180	1359
150	0.05	–	–	35	<i>MTW35N15E</i>	180	1371
100	0.035	–	–	45	<i>MTW45N10E</i>	180	1377

**Table 16. TO-264 – Case 340G–02**

$V_{(BR)DSS}$ (Volts) Min	Max $R_{DS(on)}$ @ $V_{GS}$			$I_D$ (cont) Amps	Device	$P_D$ (Note 31.) (Watts) Max	Page No.
	10 V ( $\Omega$ )	4.5 V ( $\Omega$ )	2.7 V ( $\Omega$ )				
<b>N-Channel</b>							
200	0.028	–	–	55	<i>MTY55N20E</i>	300	1383

**Table 17. SMARTDISCRETES™**

$V_{(BR)DSS}$ (Volts) Min	Max $R_{DS(on)}$ @ $V_{GS}$			Function	Device	$P_D$ (Notes 31. & 32.) (Watts) Max	Page No.
	10 V ( $\Omega$ )	5.0 V ( $\Omega$ )	2.7 V ( $\Omega$ )				
<b>TO-220AB</b>							
62 (Clamped)	–	0.75	–	Current Limit, ESD	<i>MLP1N06CL</i>	40	360
	–	0.40	–	Current Limit, ESD	<i>MLP2N06CL</i>	40	366
<b>DPAK</b>							
62 (Clamped)	–	0.75	–	Current Limit, ESD	<i>MLD1N06CLT4</i> (Note 33.)	40	354
<b>D<sup>2</sup>PAK – 5 Lead</b>							
40 V	–	0.02	–	Temp Sense, ESD, Overvoltage Protect	<i>NIB6404–5L</i>	115	23
<b>SO–8</b>							
30 V	0.05	–	–	Current Mirror, ESD Protect	<i>NIMD6302R2</i> (Note 34.)	20	27

31.  $T_C = 25^\circ\text{C}$

32. See Data Sheet for Applicable Mounting Configuration.

33. Available in Tape and Reel only. T4 suffix = 2500 per reel.

34. Available in Tape and Reel only. R2 suffix = 2500 per reel.

# Power MOSFET Selector Guide (continued)

**Table 18. TO-92**

V <sub>(BR)DSS</sub> (Volts) Min	Max R <sub>DS(on)</sub> @ V <sub>GS</sub>			I <sub>D</sub> (cont) Amps	Device	P <sub>D</sub> (Note 35.) (Watts) Max	Page No.
	10 V (Ω)	4.5 V (Ω)	2.7 V (Ω)				
<b>N-Channel</b>							
240	10	–	10 @ 2.5 V	0.2	VN2410L	0.35	1396
	6.0	–	10 @ 2.5 V	0.2	VN2406L	0.35	1394
200	–	8.0 @ 2.8 V	10 @ 2.5 V	0.25	BS108	0.35	275
	14	–	28 @ 2.6 V	0.25	BS107	0.35	271
	6.0	–	–	0.25	BS107A	0.35	271
90	2.0	–	–	2.0	MPF990	1.0	761
60	7.5	–	–	0.15	VN2222LL	0.4	1391
	5.0	–	–	0.5	BS170	0.35	277
	5.0	6.0	–	0.2	2N7000	0.35	264
	1.7	–	–	2.0	MPF960	1.0	761
	1.2	3.3 @ 5 V	–	0.2	VN0300L	0.35	1389
35	1.4	–	–	2.0	MPF930	1.0	761
	1.4	–	–	2.0	MPF930A	1.0	761

**Table 19. Ignition IGBTs – Insulated Gate Bipolar Transistors**

V <sub>(BR)CES</sub> (Volts) Min	Max V <sub>CE(on)</sub> @ V <sub>GE</sub>		I <sub>C</sub> (pulse) Amps	I <sub>C</sub> (cont) Amps	Device	P <sub>D</sub> (Notes 35. & 36.) (Watts) Max	Page No.
	4.0 V I <sub>C</sub> = 6.0 A	4.5 V I <sub>C</sub> = 10 A					
<b>TO-220AB</b>							
400 V (Clamped)	1.6	1.9	50	15	MGP15N40CL	150	301
350 V (Clamped)	1.6	1.9	50	15	MGP15N35CL	150	293
	1.6	1.8	50	19	MGP19N35CL	166	309
<b>D<sup>2</sup>PAK</b>							
400 V (Clamped)	1.6	1.9	50	15	MGB15N40CLT4 (Note 37.)	150	301
350 V (Clamped)	1.6	1.9	50	15	MGB15N35CLT4 (Note 37.)	150	293
	1.6	1.8	50	19	MGB19N35CLT4 (Note 37.)	166	309
<b>DPAK</b>							
410 V (Clamped)	1.7	2.1	50	15	NGD15N41CLT4 (Note 38.)	96	21

35. T<sub>C</sub> = 25°C

36. See Data Sheet for Applicable Mounting Configuration.

37. Available in Tape and Reel only. T4 suffix = 800 per reel.

38. Available in Tape and Reel only. T4 suffix = 2500 per reel.



# CHAPTER 1

## MOSFET Data Sheets

---



# NGD15N41CL

## Product Preview Ignition IGBT 15 Amps, 410 Volts N-Channel DPAK

This Logic Level Insulated Gate Bipolar Transistor (IGBT) features monolithic circuitry integrating ESD and Over-Voltage clamped protection for use in inductive coil drivers applications. Primary uses include Ignition, Direct Fuel Injection, or wherever high voltage and high current switching is required.

- Ideal for Coil-on-Plug Applications
- DPAK Package Offers Smaller Footprint and Increased Board Space
- Gate-Emitter ESD Protection
- Temperature Compensated Gate-Collector Voltage Clamp Limits Stress Applied to Load
- Integrated ESD Diode Protection
- New Cell Design Increases Unclamped Inductive Switching (UIS) Energy Per Area
- Short-Circuit Withstand Capability
- Low Threshold Voltage to Interface Power Loads to Logic or Microprocessor Devices
- Low Saturation Voltage
- High Pulsed Current Capability
- Optional Gate Resistor ( $R_G$ ) and Gate-Emitter Resistor ( $R_{GE}$ )

### MAXIMUM RATINGS ( $-55^{\circ}\text{C} \leq T_J \leq 175^{\circ}\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CES}$	440	V <sub>DC</sub>
Collector-Gate Voltage	$V_{CER}$	440	V <sub>DC</sub>
Gate-Emitter Voltage	$V_{GE}$	15	V <sub>DC</sub>
Collector Current-Continuous @ $T_C = 25^{\circ}\text{C}$	$I_C$	15	A <sub>DC</sub>
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	$^{\circ}\text{C}$



ON Semiconductor™

<http://onsemi.com>


**15 AMPS**  
**410 VOLTS**  
 **$V_{CE(on)}$  @ 10 A = 2.1 V MAX**



### MARKING DIAGRAM



DPAK  
CASE 369A  
STYLE 2



TBD = Specific Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NGD15N41CL	DPAK	75 Units/Rail
NGD15N41CLT4	DPAK	2500/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NGD15N41CL

## UNCLAMPED COLLECTOR-TO-EMITTER AVALANCHE CHARACTERISTICS ( $-55^{\circ}\text{C} \leq T_J \leq 175^{\circ}\text{C}$ )

Characteristic	Symbol	Value	Unit
Single Pulse Collector-to-Emitter Avalanche Energy $V_{CC} = 50\text{ V}$ , $V_{GE} = 5\text{ V}$ , Pk $I_L = 16\text{ A}$ , $L = 1.8\text{ mH}$ , Starting $T_J = 25^{\circ}\text{C}$ $V_{CC} = 50\text{ V}$ , $V_{GE} = 5\text{ V}$ , Pk $I_L = 15\text{ A}$ , $L = 1.8\text{ mH}$ , Starting $T_J = 150^{\circ}\text{C}$	$E_{AS}$	225 200	mJ

## THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Ambient	DPAK	$R_{\theta JA}$	100	$^{\circ}\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		$T_L$	275	$^{\circ}\text{C}$

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
----------------	--------	-----------------	-----	-----	-----	------

## OFF CHARACTERISTICS

Collector-Emitter Clamp Voltage	$BV_{CES}$	$I_C = 2\text{ mA}$ $T_J = -40^{\circ}\text{C}$ to $175^{\circ}\text{C}$	380	410	440	$V_{DC}$
Zero Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 300\text{ V}$ , $V_{GE} = 0$ , $T_J = 25^{\circ}\text{C}$	-	-	40	$\mu\text{ADC}$
		$V_{CE} = 300\text{ V}$ , $V_{GE} = 0$ , $T_J = 150^{\circ}\text{C}$	-	-	200	
Reverse Collector-Emitter Leakage Current	$I_{ECS}$	$V_{CE} = -24\text{ V}$	-	-	1.0	mA
Gate-Emitter Clamp Voltage	$BV_{GES}$	$I_G = 5\text{ mA}$	10	-	16	$V_{DC}$
Gate Resistor (Optional)	$R_G$	-	-	70	-	$\Omega$
Gate Emitter Resistor (Optional)	$R_{GE}$	-	10	-	26	k $\Omega$

## ON CHARACTERISTICS\*

Gate Threshold Voltage	$V_{GE(th)}$	$I_C = 1\text{ mA}$ $V_{GE} = V_{CE}$	1.0	1.4	2.1	$V_{DC}$
Threshold Temperature Coefficient (Negative)	-	-	-	4.4	-	$\text{mV}/^{\circ}\text{C}$
Collector-to-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 6\text{ A}$ , $V_{GE} = 4\text{ V}$	-	-	1.8	$V_{DC}$
Collector-to-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 10\text{ A}$ , $V_{GE} = 4.5\text{ V}$ , $T_J = 150^{\circ}\text{C}$	-	-	2.1	$V_{DC}$

## DYNAMIC CHARACTERISTICS

Input Capacitance	$C_{ISS}$	$V_{CC} = 15\text{ V}$	-	700	-	pF
Output Capacitance	$C_{OSS}$	$V_{GE} = 0\text{ V}$	-	60	-	
Transfer Capacitance	$C_{RSS}$	$f = 1\text{ MHz}$	-	6.0	-	

## SWITCHING CHARACTERISTICS\*

Turn-Off Delay Time	$t_{d(off)}$	$V_{CC} = 300\text{ V}$ , $I_C = 10\text{ A}$	-	4.0	-	$\mu\text{Sec}$
Fall Time	$t_f$	$R_G = 1\text{ k}\Omega$ , $L = 300\text{ }\mu\text{H}$	-	10	-	
Turn-On Delay Time	$t_{d(on)}$	$V_{CC} = 10\text{ V}$ , $I_C = 6.5\text{ A}$	-	1.0	-	$\mu\text{Sec}$
Rise Time	$t_r$	$R_G = 1\text{ k}\Omega$ , $R_L = 1\text{ }\Omega$	-	4.0	-	

\*Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{S}$ , Duty Cycle  $\leq 2\%$ .

# NIB6404-5L

Preferred Device

## Product Preview

### SMARTDISCRETES™

## 52 Amps, 40 Volts

### Self Protected with Temperature Sense

### N-Channel D2PAK

SMARTDISCRETES devices are an advanced series of Power MOSFETs which utilize ON Semiconductor's latest MOSFET technology process to achieve the lowest possible on-resistance per silicon area while incorporating additional features such as clamp diodes. They are capable of withstanding high energy in the avalanche and commutation modes. The avalanche energy is specified to eliminate guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

This new SMARTDISCRETES device features integrated Gate-to-Source diodes for ESD protection, and Gate-to-Drain clamp for overvoltage protection. Also, this device integrates a sense diode for temperature monitoring.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Overvoltage Protection
- Temperature Sense Diode
- ESD Human Body Model Discharge Sensitivity Class 3

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	40	Vdc
Drain-to-Gate Voltage	$V_{DGR}$	40	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 10$	Vdc
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +175	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ (Note 1.) ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $I_{L(pk)} = 25\text{ A}$ , $L = 1.4\text{ mH}$ , $R_G = 10\text{ k}\Omega$ )	$E_{AS}$	450	mJ
Drain Current			Adc
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	52	
– Continuous @ $T_A = 140^\circ\text{C}$	$I_D$	25	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	200	
Total Power Dissipation ( $t \leq 10$ seconds)	$P_D @ T_A$	115	W
Linear Derating Factor	$= 25^\circ\text{C}$	0.76	$\text{W}/^\circ\text{C}$
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction-to-Case	$R_{\theta JC}$	1.3	
– Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	80	

1. Measured while surface mounted to an FR4 board using the minimum recommended pad size. Typical value is  $64^\circ\text{C}/\text{W}$ .



This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor™


<http://onsemi.com>

**52 AMPERES**  
**40 VOLTS**  
 **$R_{DS(on)} = 20\text{ m}\Omega$**



D2PAK  
CASE 936D  
PLASTIC

#### MARKING DIAGRAM



TBD = Specific Device Code

#### ORDERING INFORMATION

Device	Package	Shipping
NIB6404-5L	D2PAK	TBD

Preferred devices are recommended choices for future use and best overall value.



# NIB6404-5L

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Note 2.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc, -55°C < T <sub>J</sub> < 175°C) Temperature Coefficient (Negative)	V <sub>(BR)DSS</sub>	40 -	51 7.0	55 -	Vdc mV/°C
Gate-to-Source Clamp Voltage (Note 2.) (V <sub>GS</sub> = 0 Vdc, I <sub>G</sub> = 20 μAdc)	V <sub>(BR)GSS</sub>	10	13	20	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 35 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 35 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	- - -	1.1 0.2 4.0	100 2.0 20	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = 5.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	0.02	1.0	μAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (Note 2.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 -	1.7 4.5	2.0 -	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 2.) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 20 Adc)	R <sub>DS(on)</sub>	-	18	20	mΩ
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 10 Adc) (Note 2.)	g <sub>FS</sub>	TBD	34	-	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	1720	-	pF
Output Capacitance		C <sub>oss</sub>	-	525	-	
Transfer Capacitance		C <sub>rss</sub>	-	120	-	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 32 Vdc, I <sub>D</sub> = 25 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 10 Ω) (Note 2.)	t <sub>d(on)</sub>	-	16	-	ns
Rise Time		t <sub>r</sub>	-	263	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	149	-	
Fall Time		t <sub>f</sub>	-	345	-	
Gate Charge	(V <sub>DS</sub> = 32 Vdc, I <sub>D</sub> = 25 Adc, V <sub>GS</sub> = 5.0 Vdc) (Note 2.)	Q <sub>T</sub>	-	29	-	nC
		Q <sub>1</sub>	-	6.0	-	
		Q <sub>2</sub>	-	16	-	
		Q <sub>3</sub>	-	2.0	-	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (Note 2.) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	- -	0.876 0.746	1.2 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 25 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs) (Note 2.)	t <sub>rr</sub>	-	60	-	ns
		t <sub>a</sub>	-	29	-	
		t <sub>b</sub>	-	32	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	80	-	pC

### TEMPERATURE SENSE DIODE CHARACTERISTICS

Forward (Reverse) On-Voltage	(I <sub>F(R)</sub> = 250 μAdc) (Note 2.) (I <sub>F(R)</sub> = 250 μAdc, T <sub>J</sub> = 125°C)	V <sub>AC(ACR)</sub>	715 -	743 570	775 -	mVdc
Temperature Coefficient (Negative)	I <sub>F(R)</sub> = 250 μAdc, T <sub>J</sub> = 160°C	V <sub>FTC</sub>	1.57	1.71	1.85	mV/°C
Forward Voltage Hysteresis	I <sub>F(R)</sub> = 125 μAdc to 250 μAdc	V <sub>hys</sub>	25	37	50	mVdc

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperatures.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Capacitance Variation

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Diode Forward Voltage versus Current




Figure 9. Sense Diode Forward Voltage Variation with Temperature




Figure 10. Sense Diode Temperature Coefficient Variation with Temperature

# NIMD6302R2

## Product Preview

### SMARTDISCRETES™

### 5 Amps, 30 Volts

### Self Protected with Current Sense

### N-Channel SO-8, Dual

SMARTDISCRETES devices are an advanced series of Power MOSFETs which utilize ON Semiconductor's latest MOSFET technology process to achieve the lowest possible on-resistance per silicon area while incorporating smart features. They are capable of withstanding high energy in the avalanche and commutation modes. The avalanche energy is specified to eliminate guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

This new SMARTDISCRETES device features an integrated Gate-to-Source clamp for ESD protection. Also, this device features a sense FET for current monitoring.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Current Sense FET
- ESD Protected, Main FET and SENSEFET

#### ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

#### MAIN MOSFET MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\ \text{M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 16$	Vdc
Single Pulse Drain-to-Source Avalanche Energy (Note 1.) ( $V_{DD} = 25\ \text{Vdc}$ , $V_{GS} = 10\ \text{Vdc}$ , $V_{DS} = 20\ \text{Vdc}$ , $I_L = 15\ \text{Apk}$ , $L = 10\ \text{mH}$ , $R_G = 25\ \Omega$ )	EAS	250	mJ
Drain Current			
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	6.5	Adc
– Continuous @ $T_A = 100^\circ\text{C}$ (Note 1.)	$I_D$	4.4	Adc
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	33	Apk
Maximum Power Dissipation ( $T_A = 25^\circ\text{C}$ )	$P_D$	TBD	W

1. Switching characteristics are independent of operating junction temperatures


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor™


<http://onsemi.com>

**5.0 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 50\ \text{m}\Omega$**



**SOIC-8**  
**CASE 751**  
**STYLE 19**

#### MARKING DIAGRAM



(Top View)

TBD = Specific Device Code

#### ORDERING INFORMATION

Device	Package	Shipping
NIMD6302R2	SOIC-8	TBD

# NIMD6302R2

## MAIN MOSFET ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	35 30	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = 12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	22	32	μAdc

## ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	– 5.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 2.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc, T <sub>J</sub> @ 25°C) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc, T <sub>J</sub> @ 125°C)	R <sub>DS(on)</sub>	– –	– –	50 TBD	mΩ
Forward Transconductance (Note 2.) (V <sub>DS</sub> = 6.0 Vdc, I <sub>D</sub> = 15 Adc) (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 15 Adc)	g <sub>FS</sub>	– –	7.4 5.5	– –	mhos

## DYNAMIC CHARACTERISTICS (Note 3.)

Input Capacitance	(V <sub>DS</sub> = 6.0 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	380	600	pF
Output Capacitance		C <sub>oss</sub>	–	272	350	
Transfer Capacitance		C <sub>rss</sub>	–	93	200	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 6.0 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 4.7 Ω)	t <sub>d(on)</sub>	–	8.4	–	ns
Rise Time		t <sub>r</sub>	–	24	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	18	–	
Fall Time		t <sub>f</sub>	–	5.0	–	
Gate Charge	(V <sub>DS</sub> = 6.0 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	11.3	–	nC
		Q <sub>1</sub>	–	2.8	–	
		Q <sub>2</sub>	–	1.9	–	
		Q <sub>3</sub>	–	2.2	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 3.0 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	0.76	–	Vdc
Forward On-Voltage (Notes 2., 3.)	(I <sub>S</sub> = 3.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)		–	0.62	–	
Reverse Recovery Time (Note 3.)	(I <sub>S</sub> = 3.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	24.7	–	ns
		t <sub>a</sub>	–	13	–	
		t <sub>b</sub>	–	12	–	
Reverse Recovery Stored Charge (Note 3.)		Q <sub>R</sub>	–	0.018	–	μC

## MIRROR MOSFET CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Main/Mirror MOSFET Current Ratio	(V <sub>DS</sub> = 6.0 Vdc, I <sub>Dmain</sub> = 25 mA) (V <sub>DS</sub> = 6.0 Vdc, I <sub>Dmain</sub> = 25 mA, T <sub>A</sub> = 125°C)	I <sub>RAT</sub>	192 192	200 200	208 208	–
Main/Mirror Current Ratio Variation versus Current and Temperature	(V <sub>DS</sub> = 6.0 Vdc, I <sub>Dmain</sub> = 25 mA, T <sub>A</sub> = 25 to 125°C)	I <sub>ΔRAT</sub>	–7.5	±3.0	+7.5	%
Gate-Body Leakage Current	V <sub>DS</sub> = 0 Vdc, V <sub>GS</sub> = 3.0 Vdc	I <sub>GSS</sub>	–	–	100	nAdc

2. Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.

3. Switching characteristics are independent of operating junction temperatures.

# NTD20N03L27

## Power MOSFET 20 Amps, 30 Volts N-Channel DPAK

This logic level vertical power MOSFET is a general purpose part that provides the “best of design” available today in a low cost power package. Avalanche energy issues make this part an ideal design in. The drain-to-source diode has a ideal fast but soft recovery.

### Features

- Ultra-Low  $R_{DS(on)}$ , single base, advanced technology
- SPICE parameters available
- Diode is characterized for use in bridge circuits
- $I_{DSS}$  and  $V_{DS(on)}$  specified at elevated temperatures
- High Avalanche Energy Specified
- ESD JEDAC rated HBM Class 1, MM Class A, CDM Class 0

### Typical Applications

- Power Supplies
- Inductive Loads
- PWM Motor Controls
- Replaces MTD20N03L in many applications

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )		$\pm 24$	
Drain Current	$I_D$	20	Adc
– Continuous @ $T_A = 25^\circ\text{C}$		16	
– Continuous @ $T_A = 100^\circ\text{C}$		60	Apk
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$		
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	74	Watts
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (Note 1.)		0.6	W/ $^\circ\text{C}$
		1.75	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 30\text{ Vdc}$ , $V_{GS} = 5\text{ Vdc}$ , $L = 1.0\text{ mH}$ , $I_{L(pk)} = 24\text{ A}$ , $V_{DS} = 34\text{ Vdc}$ )	$E_{AS}$	288	mJ
Thermal Resistance	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	1.67	$^\circ\text{C/W}$
– Junction-to-Case		100	
– Junction-to-Ambient – Junction-to-Ambient (Note 1.)		71.4	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. When surface mounted to an FR4 board using the minimum recommended pad size and repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor™

<http://onsemi.com>


**20 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 27\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



20N3L = Device Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
NTD20N03L27	DPAK	75 Units/Rail
NTD20N03L27-1	DPAK	75 Units/Rail
NTD20N03L27T4	DPAK	2500 Tape & Reel

# NTD20N03L27

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Note 2.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 43	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (Note 2.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.6 5.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 2.) (V <sub>GS</sub> = 4.0 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 10 Adc)	R <sub>DS(on)</sub>	– –	28 23	31 27	mΩ
Static Drain-to-Source On-Resistance (Note 2.) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 20 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	0.48 0.40	0.54 –	Vdc
Forward Transconductance (Note 2.) (V <sub>DS</sub> = 5.0 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	–	21	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1005	1260	pF
Output Capacitance		C <sub>oss</sub>	–	271	420	
Transfer Capacitance		C <sub>rss</sub>	–	87	112	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 20 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω) (Note 2.)	t <sub>d(on)</sub>	–	17	25	ns
Rise Time		t <sub>r</sub>	–	137	160	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	38	45	
Fall Time		t <sub>f</sub>	–	31	40	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 10 Vdc) (Note 2.)	Q <sub>T</sub>	–	13.8	18.9	nC
		Q <sub>1</sub>	–	2.8	–	
		Q <sub>2</sub>	–	6.6	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (Note 2.) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.0 0.9	1.15 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs) (Note 2.)	t <sub>rr</sub>	–	23	–	ns
		t <sub>a</sub>	–	13	–	
		t <sub>b</sub>	–	10	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.017	–	μC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Temperature




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage






Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Avalanche Energy vs. Starting Junction Temperature

# NTD20N06

## Advance Information Power MOSFET 20 Amps, 60 Volts N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

### Features

- Lower  $R_{DS(on)}$
- Lower  $V_{DS(on)}$
- Lower Capacitances
- Lower Total Gate Charge
- Lower and Tighter  $V_{SD}$
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

### Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GS}$	$\pm 30$	
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current	$I_D$	20	Adc
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	10	
– Continuous @ $T_A = 100^\circ\text{C}$	$I_{DM}$	60	Apk
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	60	W
Derate above $25^\circ\text{C}$		0.40	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		1.88	W
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)		1.36	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $L = 1.0\text{ mH}$ , $I_L(pk) = 18.4\text{ A}$ , $V_{DS} = 60\text{ Vdc}$ )	$E_{AS}$	170	mJ
Thermal Resistance	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
– Junction-to-Case	$R_{\theta JA}$	80	
– Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	110	
– Junction-to-Ambient (Note 2.)			
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. When surface mounted to an FR4 board using  $1''$  pad size, (Cu Area  $1.127\text{ in}^2$ ).
2. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area  $0.412\text{ in}^2$ ).



This document contains information on a new product. Specifications and information herein are subject to change without notice.




ON Semiconductor™

<http://onsemi.com>

**20 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 46\text{ m}\Omega$**




**CASE 369A  
DPAK  
(Bent Lead)  
STYLE 2**



**CASE 369  
DPAK  
(Straight Lead)  
STYLE 2**

NTD20N06 = Device Code  
Y = Year  
WW = Work Week

### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
NTD20N06	DPAK	75 Units/Rail
NTD20N06-1	DPAK Straight Lead	75 Units/Rail
NTD20N06T4	DPAK	2500 Tape & Reel

# NTD20N06

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (Note 3.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	71.7 79.4	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

## ON CHARACTERISTICS (Note 3.)

Gate Threshold Voltage (Note 3.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.91 6.9	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 3.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc)	R <sub>DS(on)</sub>	–	37.5	46	mΩ
Static Drain-to-Source On-Voltage (Note 3.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 20 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	0.78 1.57	1.10 –	Vdc
Forward Transconductance (Note 3.) (V <sub>DS</sub> = 7.0 Vdc, I <sub>D</sub> = 6.0 Adc)	g <sub>FS</sub>	–	13.2	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	725	1015	pF
Output Capacitance		C <sub>oss</sub>	–	213	300	
Transfer Capacitance		C <sub>rss</sub>	–	58	120	

## SWITCHING CHARACTERISTICS (Note 4.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω) (Note 3.)	t <sub>d(on)</sub>	–	9.5	20	ns
Rise Time		t <sub>r</sub>	–	60.5	120	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	27.1	60	
Fall Time		t <sub>f</sub>	–	37.1	80	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc) (Note 3.)	Q <sub>T</sub>	–	21.2	30	nC
		Q <sub>1</sub>	–	5.6	–	
		Q <sub>2</sub>	–	7.3	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (Note 3.) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.0 0.87	1.2 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs) (Note 3.)	t <sub>rr</sub>	–	42.9	–	ns
		t <sub>a</sub>	–	33	–	
		t <sub>b</sub>	–	9.9	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.084	–	μC

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.

# NTD3055-094

## Advance Information Power MOSFET 12 Amps, 60 Volts N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

### Features

- Lower  $R_{DS(on)}$
- Lower  $V_{DS(on)}$
- Lower and Tighter  $V_{SD}$
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

### Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$		Vdc
– Continuous	$V_{GS}$	$\pm 20$	
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$	$\pm 30$	
Drain Current			A
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	12	Adc
– Continuous @ $T_A = 100^\circ\text{C}$	$I_D$	10	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	45	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	48	W
Derate above $25^\circ\text{C}$		0.32	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		2.1	W
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)		1.5	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $+175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $L = 1.0\text{ mH}$ $I_L(pk) = 11\text{ A}$ , $V_{DS} = 60\text{ Vdc}$ )	$E_{AS}$	61	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction-to-Case	$R_{\theta JC}$	3.13	
– Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	71.4	
– Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	100	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).
2. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).



This document contains information on a new product. Specifications and information herein are subject to change without notice.




ON Semiconductor™

<http://onsemi.com>

**12 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 94\text{ m}\Omega$**




**CASE 369A  
DPAK  
(Bent Lead)  
STYLE 2**



**CASE 369  
DPAK  
(Straight Lead)  
STYLE 2**

NTD3055-094 = Device Code  
Y = Year  
WW = Work Week

### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
NTD3055-094	DPAK	75 Units/Rail
NTD3055-094-1	DPAK Straight Lead	75 Units/Rail
NTD3055-094T4	DPAK	2500 Tape & Reel

# NTD3055-094

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Note 3.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	68 54.4	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 3.)

Gate Threshold Voltage (Note 3.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.9 6.3	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 3.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc)	R <sub>DS(on)</sub>	–	84	94	mOhm
Static Drain-to-Source On-Voltage (Note 3.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 12 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	0.85 0.77	1.35 –	Vdc
Forward Transconductance (Note 3.) (V <sub>DS</sub> = 7.0 Vdc, I <sub>D</sub> = 6.0 Adc)	g <sub>FS</sub>	–	6.7	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	323	450	pF
Output Capacitance		C <sub>oss</sub>	–	107	150	
Transfer Capacitance		C <sub>rss</sub>	–	34	70	

### SWITCHING CHARACTERISTICS (Note 4.)

Turn-On Delay Time	(V <sub>DD</sub> = 48 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω) (Note 3.)	t <sub>d(on)</sub>	–	7.7	15	ns
Rise Time		t <sub>r</sub>	–	32.3	70	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	25.2	50	
Fall Time		t <sub>f</sub>	–	23.9	50	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 10 Vdc) (Note 3.)	Q <sub>T</sub>	–	10.9	20	nC
		Q <sub>1</sub>	–	3.1	–	
		Q <sub>2</sub>	–	4.2	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc) (Note 3.) (I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	0.94 0.82	1.15 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, di/dt = 100 A/μs) (Note 3.)	t <sub>rr</sub>	–	33.1	–	ns
		t <sub>a</sub>	–	24	–	
		t <sub>b</sub>	–	8.9	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.047	–	μC

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.

# NTD3055L104

## Advance Information

### Power MOSFET

### 12 Amps, 60 Volts, Logic Level N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

#### Features

- Lower  $R_{DS(on)}$
- Lower  $V_{DS(on)}$
- Tighter  $V_{SD}$  Specification
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

#### Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10\ \text{M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GS}$	$\pm 20$	
– Non-Repetitive ( $t_p \leq 10\ \text{ms}$ )			
Drain Current	$I_D$	12	A dc
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	10	
– Continuous @ $T_A = 100^\circ\text{C}$	$I_{DM}$	45	A pk
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	48	W
Derate above $25^\circ\text{C}$		0.32	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		2.1	W
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)		1.5	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +175	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\ \text{Vdc}$ , $V_{GS} = 5.0\ \text{Vdc}$ , $L = 1.0\ \text{mH}$ $I_L(\text{pk}) = 11\ \text{A}$ , $V_{DS} = 60\ \text{Vdc}$ )	$E_{AS}$	61	mJ
Thermal Resistance	$R_{\theta JC}$	3.13	$^\circ\text{C}/\text{W}$
– Junction-to-Case	$R_{\theta JA}$	71.4	
– Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	100	
– Junction-to-Ambient (Note 2.)			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).
2. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).

This document contains information on a new product. Specifications and information herein are subject to change without notice.



ON Semiconductor™



<http://onsemi.com>

**12 AMPERES**


**60 VOLTS**

**$R_{DS(on)} = 104\ \text{m}\Omega$**

N-Channel




**CASE 369A  
DPAK  
(Bent Lead)  
STYLE 2**



**CASE 369  
DPAK  
(Straight Lead)  
STYLE 2**

NTD3055L104 = Device Code  
Y = Year  
WW = Work Week

#### MARKING DIAGRAMS & PIN ASSIGNMENTS



#### ORDERING INFORMATION

Device	Package	Shipping
NTD3055L104	DPAK	75 Units/Rail
NTD3055L104-1	DPAK Straight Lead	75 Units/Rail
NTD3055L104T4	DPAK	2500 Tape & Reel

# NTD3055L104

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Note 3.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	70 62.9	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 3.)

Gate Threshold Voltage (Note 3.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.6 4.2	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 3.) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 6.0 Adc)	R <sub>DS(on)</sub>	–	89	104	mOhm
Static Drain-to-Source On-Voltage (Note 3.) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 12 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	0.98 0.86	1.50 –	Vdc
Forward Transconductance (Note 3.) (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 6.0 Adc)	g <sub>FS</sub>	–	9.1	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	316	440	pF
Output Capacitance		C <sub>oss</sub>	–	105	150	
Transfer Capacitance		C <sub>rss</sub>	–	35	70	

### SWITCHING CHARACTERISTICS (Note 4.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω) (Note 3.)	t <sub>d(on)</sub>	–	9.2	20	ns
Rise Time		t <sub>r</sub>	–	104	210	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	19	40	
Fall Time		t <sub>f</sub>	–	40.5	80	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 5.0 Vdc) (Note 3.)	Q <sub>T</sub>	–	7.4	20	nC
		Q <sub>1</sub>	–	2.0	–	
		Q <sub>2</sub>	–	4.0	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc) (Note 3.) (I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	0.95 0.82	1.2 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, di/dt = 100 A/μs) (Note 3.)	t <sub>rr</sub>	–	35	–	ns
		t <sub>a</sub>	–	21	–	
		t <sub>b</sub>	–	14	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.04	–	μC

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.

# NTD32N06

## Power MOSFET 32 Amps, 60 Volts N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

### Features

- Smaller Package than MTB36N06V
- Lower  $R_{DS(on)}$
- Lower  $V_{DS(on)}$
- Lower Total Gate Charge
- Lower and Tighter  $V_{SD}$
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

### Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10\ \text{M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GS}$	$\pm 30$	
– Non-Repetitive ( $t_p \leq 10\ \text{ms}$ )			
Drain Current	$I_D$	32	A <sub>dc</sub>
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	22	
– Continuous @ $T_A = 100^\circ\text{C}$	$I_{DM}$	90	A <sub>pk</sub>
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	93.75	W
Derate above $25^\circ\text{C}$		0.625	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		2.88	W
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)		1.5	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +175	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ (Note 3.) ( $V_{DD} = 50\ \text{Vdc}$ , $V_{GS} = 10\ \text{Vdc}$ , $L = 1.0\ \text{mH}$ , $I_L(\text{pk}) = 25\ \text{A}$ , $V_{DS} = 60\ \text{Vdc}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	313	mJ
Thermal Resistance	$R_{\theta JC}$	1.6	$^\circ\text{C/W}$
– Junction-to-Case	$R_{\theta JA}$	52	
– Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	100	
– Junction-to-Ambient (Note 2.)			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).
2. When surface mounted to an FR4 board using minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).
3. Repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor™

<http://onsemi.com>

**32 AMPERES**


**60 VOLTS**

**$R_{DS(on)} = 26\ \text{m}\Omega$**



NTD32N06 = Device Code  
Y = Year  
WW = Work Week  
T = MOSFET

### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
NTD32N06	DPAK	75 Units/Rail
NTD32N06-1	DPAK Straight Lead	75 Units/Rail
NTD32N06T4	DPAK	2500 Tape & Reel



# NTD32N06

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Note 4.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	70 41.6	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (Note 4.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.8 7.0	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 4.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 16 Adc)	R <sub>DS(on)</sub>	–	21	26	mOhm
Static Drain-to-Source On-Voltage (Note 4.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 20 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 32 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 16 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– – –	0.417 0.680 0.633	0.62 – –	Vdc
Forward Transconductance (Note 4.) (V <sub>DS</sub> = 6 Vdc, I <sub>D</sub> = 16 Adc)	g <sub>FS</sub>	–	21.1	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1231	1725	pF
Output Capacitance		C <sub>oss</sub>	–	346	485	
Transfer Capacitance		C <sub>rss</sub>	–	77	160	

### SWITCHING CHARACTERISTICS (Note 5.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω) (Note 4.)	t <sub>d(on)</sub>	–	10	25	ns
Rise Time		t <sub>r</sub>	–	84	180	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	31	70	
Fall Time		t <sub>f</sub>	–	93	200	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 10 Vdc) (Note 4.)	Q <sub>T</sub>	–	33	60	nC
		Q <sub>1</sub>	–	6.0	–	
		Q <sub>2</sub>	–	15	–	


### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (Note 4.) (I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc) (Note 4.) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– – –	0.89 0.96 0.75	1.0 – –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs) (Note 4.)	t <sub>rr</sub>	–	52	–	ns
		t <sub>a</sub>	–	37	–	
		t <sub>b</sub>	–	14.3	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.095	–	μC


4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperatures.


# NTD32N06




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance vs. Gate-to-Source Voltage**



**Figure 4. On-Resistance vs. Drain Current and Gate Voltage**




**Figure 5. On-Resistance Variation with Temperature**




**Figure 6. Drain-to-Source Leakage Current vs. Voltage**


# NTD32N06




**Figure 7. Capacitance Variation**




**Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge**




**Figure 9. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 10. Diode Forward Voltage vs. Current**



**Figure 11. Maximum Rated Forward Biased Safe Operating Area**



**Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature**

# NTD32N06




Figure 13. Thermal Response




Figure 14. Thermal Response

# NTD32N06L

## Power MOSFET 32 Amps, 60 Volts, Logic Level N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

### Features

- Smaller Package than MTB30N06VL
- Lower  $R_{DS(on)}$
- Lower  $V_{DS(on)}$
- Lower Total Gate Charge
- Lower and Tighter  $V_{SD}$
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

### Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10\ \text{M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous		$\pm 20$	
– Non-Repetitive ( $t_p \leq 10\ \text{ms}$ )			
Drain Current	$I_D$	32	A dc
– Continuous @ $T_A = 25^\circ\text{C}$		22	
– Continuous @ $T_A = 100^\circ\text{C}$		90	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$		A pk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	93.75	W
Derate above $25^\circ\text{C}$		0.625	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		2.88	W
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)		1.5	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $+175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ (Note 3.) ( $V_{DD} = 50\ \text{Vdc}$ , $V_{GS} = 5\ \text{Vdc}$ , $L = 1.0\ \text{mH}$ , $I_L(\text{pk}) = 25\ \text{A}$ , $V_{DS} = 60\ \text{Vdc}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	313	mJ
Thermal Resistance	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	1.6	$^\circ\text{C/W}$
– Junction-to-Case		52	
– Junction-to-Ambient (Note 1.)		100	
– Junction-to-Ambient (Note 2.)			
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. When surface mounted to an FR4 board using  $1''$  pad size, (Cu Area  $1.127\ \text{in}^2$ ).
2. When surface mounted to an FR4 board using minimum recommended pad size, (Cu Area  $0.412\ \text{in}^2$ ).
3. Repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor™

<http://onsemi.com>


**32 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 28\ \text{m}\Omega$**



### MARKING DIAGRAM




CASE 369A  
DPAK  
STYLE 2



NTD32N06L = Device Code  
Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
NTD32N06L	DPAK	75 Units/Rail
NTD32N06L-1	DPAK	75 Units/Rail
NTD32N06LT4	DPAK	2500 Tape & Reel

# NTD32N06L

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (Note 4.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	70 62	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

## ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (Note 4.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.7 4.8	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 4.) (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 16 Adc)	R <sub>DS(on)</sub>	–	23.7	28	mOhm
Static Drain-to-Source On-Resistance (Note 4.) (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 20 Adc) (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 32 Adc) (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 16 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– – –	0.48 0.78 0.61	0.67 – –	Vdc
Forward Transconductance (Note 4.) (V <sub>DS</sub> = 6 Vdc, I <sub>D</sub> = 16 Adc)	g <sub>FS</sub>	–	27	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1214	1700	pF
Output Capacitance		C <sub>oss</sub>	–	343	480	
Transfer Capacitance		C <sub>rss</sub>	–	87	180	

## SWITCHING CHARACTERISTICS (Note 5.)


Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 5 Vdc, R <sub>G</sub> = 9.1 Ω) (Note 4.)	t <sub>d(on)</sub>	–	12.8	30	ns
Rise Time		t <sub>r</sub>	–	221	450	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	37	80	
Fall Time		t <sub>f</sub>	–	128	260	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 5 Vdc) (Note 4.)	Q <sub>T</sub>	–	23	50	nC
		Q <sub>1</sub>	–	4.5	–	
		Q <sub>2</sub>	–	14	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS


Forward On-Voltage	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (Note 4.) (I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc) (Note 4.) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– – –	0.89 0.95 0.74	1.0 – –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs) (Note 4.)	t <sub>rr</sub>	–	56	–	ns
		t <sub>a</sub>	–	31	–	
		t <sub>b</sub>	–	25	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.093	–	μC

4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
5. Switching characteristics are independent of operating junction temperatures.


# NTD32N06L




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance vs. Gate-to-Source Voltage**



**Figure 4. On-Resistance vs. Drain Current and Gate Voltage**



**Figure 5. On-Resistance Variation with Temperature**



**Figure 6. Drain-to-Source Leakage Current vs. Voltage**

# NTD32N06L




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature



# NTD32N06L




Figure 13. Thermal Response




Figure 14. Thermal Response

# NTD4302

## Power MOSFET 18.5 Amps, 30 Volts

### N-Channel DPAK

#### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- $I_{DSS}$  Specified at Elevated Temperature
- SO-8 Mounting Information Provided

#### Applications

- DC-DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery Powered Products:  
i.e., Computers, Printers, Cellular and Cordless Telephones, and PCMCIA Cards





**ON Semiconductor™**

<http://onsemi.com>


**18.5 AMPERES  
30 VOLTS**

**10 mΩ @  $V_{GS} = 10 V$**

N-Channel




**CASE 369A  
DPAK  
(Bend Lead)  
STYLE 2**



**CASE 369  
DPAK  
(Straight Lead)  
STYLE 2**

#### MARKING DIAGRAMS & PIN ASSIGNMENTS



4302 = Device Code  
Y = Year  
WW = Work Week  
T = MOSFET

#### ORDERING INFORMATION

Device	Package	Shipping
NTD4302	DPAK	75 Units/Rail
NTD4302-1	DPAK Straight Lead	75 Units/Rail
NTD4302T4	DPAK	2500 Tape & Reel

# NTD4302

## MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	30	Vdc
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	±20	Vdc
Thermal Resistance – Junction-to-Ambient (Note 1.) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Pulsed Drain Current (Note 5.)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	1.3 96 30 90	°C/W Watts Amps Amps
Thermal Resistance – Junction-to-Ambient (Note 2.) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 100°C Pulsed Drain Current (Note 5.)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	25 5.0 18.5 11.5 60	°C/W Watts Amps Amps Amps
Thermal Resistance – Junction-to-Ambient (Note 3.) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 100°C Pulsed Drain Current (Note 5.)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	67 1.87 11.3 7.1 36	°C/W Watts Amps Amps Amps
Thermal Resistance – Junction-to-Ambient (Note 4.) Total Power Dissipation @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 25°C Continuous Drain Current @ T <sub>A</sub> = 100°C Pulsed Drain Current (Note 5.)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	120 1.04 8.4 5.3 28	°C/W Watts Amps Amps Amps
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 30 Vdc, V <sub>GS</sub> = 10 Vdc, Peak I <sub>L</sub> = 17 Apk, L = 5.0 mH, R <sub>G</sub> = 25 Ω)	E <sub>AS</sub>	722	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T <sub>L</sub>	260	°C

1. Mounted on Heat Sink, Steady State.
2. Mounted on 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided), Time ≤ 10 seconds.
3. Mounted on 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided), Steady State.
4. Minimum FR-4 or G-10 PCB, Steady State.
5. Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.

# NTD4302

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μA) Positive Temperature Coefficient	V <sub>(BR)DSS</sub>	30 –	– 25	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = 30 Vdc, T <sub>J</sub> = 25°C) (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = 30 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Negative Temperature Coefficient	V <sub>GS(th)</sub>	1.0 –	1.9 –3.8	3.0 –	Vdc
Static Drain–Source On–State Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 18.5 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.0 Adc)	R <sub>DS(on)</sub>	– – –	0.0078 0.0078 0.010	0.010 0.010 0.013	Ω
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	–	20	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	2050	2400	pF
Output Capacitance		C <sub>oss</sub>	–	640	800	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	225	310	

### SWITCHING CHARACTERISTICS (Note 7.)

Turn–On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	11	20	ns
Rise Time		t <sub>r</sub>	–	15	25	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	85	130	
Fall Time		t <sub>f</sub>	–	55	90	
Turn–On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 2.5 Ω)	t <sub>d(on)</sub>	–	11	20	ns
Rise Time		t <sub>r</sub>	–	13	20	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	55	90	
Fall Time		t <sub>f</sub>	–	40	75	
Turn–On Delay Time	(V <sub>DD</sub> = 24 Vdc, I <sub>D</sub> = 18.5 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 2.5 Ω)	t <sub>d(on)</sub>	–	15	–	ns
Rise Time		t <sub>r</sub>	–	25	–	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	40	–	
Fall Time		t <sub>f</sub>	–	58	–	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	55	80	nC
		Q <sub>GS</sub> (Q1)	–	5.5	–	
		Q <sub>gd</sub> (Q2)	–	15	–	

### BODY–DRAIN DIODE RATINGS (Note 6.)

Diode Forward On–Voltage (I <sub>S</sub> = 2.3 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 18.5 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 2.3 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– – –	0.75 0.88 0.65	1.0 – –	Vdc	
Reverse Recovery Time	(I <sub>S</sub> = 2.3 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	39	65	ns
		t <sub>a</sub>	–	20	–	
		t <sub>b</sub>	–	19	–	
Reverse Recovery Stored Charge	Q <sub>rr</sub>	–	0.043	–	μC	

6. Indicates Pulse Test: Pulse Width = 300 μsec max, Duty Cycle ≤ 2%.

7. Switching characteristics are independent of operating junction temperature.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform





Figure 13. Thermal Response – Various Duty Cycles

**INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE**

**RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection


interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 14 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 14. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.



TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile

# NTGS3433T1

## Product Preview

# MOSFET

## -3.3 Amps, -12 Volts

### P-Channel TSOP-6

#### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Miniature TSOP-6 Surface Mount Package

#### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-12	Volts
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 8.0$	Volts
Thermal Resistance			
Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	2.0	Watts
Drain Current			
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	-3.3	Amps
– Pulsed Drain Current ( $T_p < 10 \mu\text{s}$ )	$I_{DM}$	-20	Amps
Maximum Operating Power Dissipation	$P_d$	1.0	Watts
Maximum Operating Drain Current	$I_D$	-2.35	Amps
Thermal Resistance			
Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	128	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	1.0	Watts
Drain Current			
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	-2.35	Amps
– Pulsed Drain Current ( $T_p < 10 \mu\text{s}$ )	$I_{DM}$	-14	Amps
Maximum Operating Power Dissipation	$P_d$	0.5	Watts
Maximum Operating Drain Current	$I_D$	-1.65	Amps
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering Purposes for 10 Seconds	$T_L$	260	$^\circ\text{C}$

1. Mounted onto a 2" square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided),  $t < 5.0$  seconds.
2. Mounted onto a 2" square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided), operating to steady state.



ON Semiconductor™


<http://onsemi.com>

**-3.3 AMPERES**


**-12 VOLTS**

**75 mΩ @  $V_{GS} = -4.5 \text{ V}$**


P-Channel



#### MARKING DIAGRAM




**TSOP-6  
CASE 318G  
STYLE 1**



433 = Device Code  
x = Date Code

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
NTGS3433T1	TSOP-6	3000 Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTGS3433T1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Notes 3. & 4.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -10 μA)	V <sub>(BR)DSS</sub>	-12	-	-	Vdc
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -8 Vdc, T <sub>J</sub> = 25°C) (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -8 Vdc, T <sub>J</sub> = 70°C)	I <sub>DSS</sub>	-	-	-1.0 -5.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -8.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +8.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc)	V <sub>GS(th)</sub>	-0.50	-0.70	-1.50	Vdc
Static Drain-Source On-State Resistance (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -3.3 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -2.9 Adc)	R <sub>DS(on)</sub>	-	0.055 0.075	0.075 0.095	Ω
Forward Transconductance (V <sub>DS</sub> = -10 Vdc, I <sub>D</sub> = -3.3 Adc)	g <sub>FS</sub>	-	7.0	-	mhos

### DYNAMIC CHARACTERISTICS

Total Gate Charge	(V <sub>DS</sub> = -10 Vdc, V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -3.3 Adc)	Q <sub>tot</sub>	-	7.0	15	nC
Gate-Source Charge		Q <sub>gs</sub>	-	2.0	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	3.5	-	
Input Capacitance	(V <sub>DS</sub> = -5.0 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	550	-	pF
Output Capacitance		C <sub>oss</sub>	-	450	-	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	200	-	

### SWITCHING CHARACTERISTICS

Turn-On Delay Time	(V <sub>DD</sub> = -10 Vdc, I <sub>D</sub> = -1.0 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>g</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	20	30	ns
Rise Time		t <sub>r</sub>	-	20	30	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	110	120	
Fall Time		t <sub>f</sub>	-	100	115	
Reverse Recovery Time	(I <sub>S</sub> = -1.7 Adc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	30	-	ns


### BODY-DRAIN DIODE RATINGS

Diode Forward On-Voltage	(I <sub>S</sub> = -1.7 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	-	-0.80	-1.5	Vdc
Diode Forward On-Voltage	(I <sub>S</sub> = -3.3 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	-	-0.90	-	Vdc


3. Indicates Pulse Test: P.W. = 300 μsec max, Duty Cycle = 2%.

4. Class 1 ESD rated – Handling precautions to protect against electrostatic discharge is mandatory.


# NTGS3433T1




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance vs. Gate-to-Source Voltage**



**Figure 4. On-Resistance vs. Drain Current and Gate Voltage**




**Figure 5. On-Resistance Variation with Temperature**




**Figure 6. Capacitance Variation**


# NTGS3433T1




**Figure 7. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge**



**Figure 8. Diode Forward Voltage vs. Current**



**Figure 9. Normalized Thermal Transient Impedance, Junction-to-Ambient**



**Figure 10. Single Pulse Power**

# NTGS3441T1

## Power MOSFET 1 Amp, 20 Volts P-Channel TSOP-6

### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Miniature TSOP-6 Surface Mount Package

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-20	Volts
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 8.0$	Volts
Thermal Resistance Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	244	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	0.5	Watts
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	-1.65	Amps
– Pulsed Drain Current ( $T_p < 10 \mu\text{s}$ )	$I_{DM}$	-10	Amps
Thermal Resistance Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	128	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	1.0	Watts
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	-2.35	Amps
– Pulsed Drain Current ( $T_p < 10 \mu\text{s}$ )	$I_{DM}$	-14	Amps
Thermal Resistance Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	2.0	Watts
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	-3.3	Amps
– Pulsed Drain Current ( $T_p < 10 \mu\text{s}$ )	$I_{DM}$	-20	Amps
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering Purposes for 10 Seconds	$T_L$	260	$^\circ\text{C}$

1. Minimum FR-4 or G-10PCB, operating to steady state.
2. Mounted onto a 2" square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided), operating to steady state.
3. Mounted onto a 2" square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided),  $t < 5.0$  seconds.




ON Semiconductor™


<http://onsemi.com>

**1 AMPERE  
20 VOLTS  
 $R_{DS(on)} = 90 \text{ m}\Omega$**


### P-Channel



### MARKING DIAGRAM




**TSOP-6  
CASE 318G  
STYLE 1**



441 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
NTGS3441T1	TSOP-6	3000 Tape & Reel

# NTGS3441T1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Notes 4. & 5.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = –10 μA)	V <sub>(BR)DSS</sub>	–20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = –20 Vdc, T <sub>J</sub> = 25°C) (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = –20 Vdc, T <sub>J</sub> = 70°C)	I <sub>DSS</sub>	–	–	–1.0 –5.0	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = –8.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	–100	nAdc
Gate–Body Leakage Current (V <sub>GS</sub> = +8.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = –250 μAdc)	V <sub>GS(th)</sub>	–0.45	–1.05	–1.50	Vdc
Static Drain–Source On–State Resistance (V <sub>GS</sub> = –4.5 Vdc, I <sub>D</sub> = –3.3 Adc) (V <sub>GS</sub> = –2.5 Vdc, I <sub>D</sub> = –2.9 Adc)	R <sub>DS(on)</sub>	–	0.069 0.117	0.090 0.135	Ω
Forward Transconductance (V <sub>DS</sub> = –10 Vdc, I <sub>D</sub> = –3.3 Adc)	g <sub>FS</sub>	–	6.8	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = –5.0 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	480	–	pF
Output Capacitance		C <sub>oss</sub>	–	265	–	pF
Reverse Transfer Capacitance		C <sub>rss</sub>	–	100	–	pF

### SWITCHING CHARACTERISTICS

Turn–On Delay Time	(V <sub>DD</sub> = –20 Vdc, I <sub>D</sub> = –1.6 Adc, V <sub>GS</sub> = –4.5 Vdc, R <sub>g</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	13	25	ns
Rise Time		t <sub>r</sub>	–	23.5	45	ns
Turn–Off Delay Time		t <sub>d(off)</sub>	–	27	50	ns
Fall Time		t <sub>f</sub>	–	24	45	ns
Total Gate Charge	(V <sub>DS</sub> = –10 Vdc, V <sub>GS</sub> = –4.5 Vdc, I <sub>D</sub> = –3.3 Adc)	Q <sub>tot</sub>	–	6.2	14	nC
Gate–Source Charge		Q <sub>gs</sub>	–	1.3	–	nC
Gate–Drain Charge		Q <sub>gd</sub>	–	2.5	–	nC

### BODY–DRAIN DIODE RATINGS

Diode Forward On–Voltage	(I <sub>S</sub> = –1.6 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	–0.88	–1.2	Vdc
Diode Forward On–Voltage	(I <sub>S</sub> = –3.3 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	–0.98	–	Vdc
Reverse Recovery Time	(I <sub>S</sub> = –1.6 Adc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	30	60	ns

- Indicates Pulse Test: P.W. = 300 μsec max, Duty Cycle = 2%.
- Handling precautions to protect against electrostatic discharge is mandatory.

# NTGS3441T1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature








Figure 6. Drain-to-Source Leakage Current vs. Voltage



TYPICAL ELECTRICAL CHARACTERISTICS



# NTGS3441T1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 11. Single Pulse Power





Figure 12. Normalized Thermal Transient Impedance, Junction-to-Ambient

**INFORMATION FOR USING THE TSOP-6 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# NTGS3443T1

## Power MOSFET 2 Amps, 20 Volts P-Channel TSOP-6

### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Miniature TSOP6 Surface Mount Package

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-20	Volts
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 12$	Volts
Thermal Resistance Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	244	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	0.5	Watts
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	-2.2	Amps
– Pulsed Drain Current ( $T_p < 10 \mu\text{s}$ )	$I_{DM}$	-10	Amps
Thermal Resistance Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	128	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	1.0	Watts
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	-3.1	Amps
– Pulsed Drain Current ( $T_p < 10 \mu\text{s}$ )	$I_{DM}$	-14	Amps
Thermal Resistance Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	2.0	Watts
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	-4.4	Amps
– Pulsed Drain Current ( $T_p < 10 \mu\text{s}$ )	$I_{DM}$	-20	Amps
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering Purposes for 10 Seconds	$T_L$	260	$^\circ\text{C}$

1. Minimum FR-4 or G-10PCB, operating to steady state.
2. Mounted onto a 2" square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided), operating to steady state.
3. Mounted onto a 2" square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided),  $t < 5.0$  seconds.




ON Semiconductor™


<http://onsemi.com>

**2 AMPERES**  
**20 VOLTS**  
 **$R_{DS(on)} = 65 \text{ m}\Omega$**


### P-Channel



### MARKING DIAGRAM




**TSOP-6**  
**CASE 318G**  
**STYLE 1**



443 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
NTGS3443T1	TSOP-6	3000 Tape & Reel

# NTGS3443T1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Notes 4. & 5.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = –10 μA)	V <sub>(BR)DSS</sub>	–20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = –20 Vdc, T <sub>J</sub> = 25°C) (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = –20 Vdc, T <sub>J</sub> = 70°C)	I <sub>DSS</sub>	–	–	–1.0 –5.0	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = –12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	–100	nAdc
Gate–Body Leakage Current (V <sub>GS</sub> = +12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = –250 μAdc)	V <sub>GS(th)</sub>	–0.60	–0.95	–1.50	Vdc
Static Drain–Source On–State Resistance (V <sub>GS</sub> = –4.5 Vdc, I <sub>D</sub> = –4.4 Adc) (V <sub>GS</sub> = –2.7 Vdc, I <sub>D</sub> = –3.7 Adc) (V <sub>GS</sub> = –2.5 Vdc, I <sub>D</sub> = –3.5 Adc)	R <sub>DS(on)</sub>	–	0.058 0.082 0.092	0.065 0.090 0.100	Ω
Forward Transconductance (V <sub>DS</sub> = –10 Vdc, I <sub>D</sub> = –4.4 Adc)	g <sub>FS</sub>	–	8.8	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = –5.0 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	565	–	pF
Output Capacitance		C <sub>oss</sub>	–	320	–	pF
Reverse Transfer Capacitance		C <sub>rss</sub>	–	120	–	pF

### SWITCHING CHARACTERISTICS

Turn–On Delay Time	(V <sub>DD</sub> = –20 Vdc, I <sub>D</sub> = –1.0 Adc, V <sub>GS</sub> = –4.5 Vdc, R <sub>g</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	10	25	ns
Rise Time		t <sub>r</sub>	–	18	45	ns
Turn–Off Delay Time		t <sub>d(off)</sub>	–	30	50	ns
Fall Time		t <sub>f</sub>	–	31	50	ns
Total Gate Charge	(V <sub>DS</sub> = –10 Vdc, V <sub>GS</sub> = –4.5 Vdc, I <sub>D</sub> = –4.4 Adc)	Q <sub>tot</sub>	–	7.5	15	nC
Gate–Source Charge		Q <sub>gs</sub>	–	1.4	–	nC
Gate–Drain Charge		Q <sub>gd</sub>	–	2.9	–	nC

### BODY–DRAIN DIODE RATINGS

Diode Forward On–Voltage	(I <sub>S</sub> = –1.7 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	–0.83	–1.2	Vdc
Reverse Recovery Time	(I <sub>S</sub> = –1.7 Adc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	30	–	ns

- Indicates Pulse Test: P.W. = 300 μsec max, Duty Cycle = 2%.
- Handling precautions to protect against electrostatic discharge is mandatory.

# NTGS3443T1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Gate Threshold Voltage Variation with Temperature




Figure 10. Diode Forward Voltage vs. Current

# NTGS3443T1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 11. Single Pulse Power




Figure 12. Normalized Thermal Transient Impedance, Junction-to-Ambient




**INFORMATION FOR USING THE TSOP-6 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# NTGS3446T1

## Power MOSFET 5.3 Amps, 20 Volts N-Channel TSOP-6

### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- $I_{DSS}$  Specified at Elevated Temperature

### Applications

- Power Management in portable and battery-powered products, i.e. computers, printers, PCMCIA cards, cellular and cordless
- Lithium Ion Battery Applications
- Notebook PC

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-Source Voltage – Continuous	$V_{GS}$	12	Vdc
Thermal Resistance Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	2.0	Watts
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	5.3	Amps
– Pulsed Drain Current ( $t_p < 10 \mu\text{s}$ )	$I_{DM}$	25	Amps
Thermal Resistance Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	128	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	1.0	Watts
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	3.7	Amps
– Pulsed Drain Current ( $t_p < 10 \mu\text{s}$ )	$I_{DM}$	20	Amps
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering Purposes for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Mounted onto a 2" square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided),  $t < 5.0$  seconds.
2. Mounted onto a 2" square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided), operating to steady state.




ON Semiconductor™

<http://onsemi.com>


**5.3 AMPERES  
20 VOLTS  
 $R_{DS(on)} = 45 \text{ m}\Omega$**



### MARKING DIAGRAM




**TSOP-6  
CASE 318G  
STYLE 1**



446 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
NTGS3446T1	TSOP-6	3000 Tape & Reel

# NTGS3446T1

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– 22	– –	Vdc mV/°C
Zero Gate Voltage Collector Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 85°C)	I <sub>DSS</sub>	– –	– –	1.0 25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±12 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS(f)</sub> I <sub>GSS(r)</sub>	– –	– –	100 –100	nAdc

### ON CHARACTERISTICS (Note 3.)

Gate Threshold Voltage I <sub>D</sub> = 0.25 mA, V <sub>DS</sub> = V <sub>GS</sub> Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	0.6 –	0.85 –2.5	1.2 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.3 Adc) (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 4.4 Adc)	R <sub>DS(on)</sub>	– –	36 44	45 55	mΩ
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 5.3 Adc)	g <sub>FS</sub>	–	12	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	510	750	pF
Output Capacitance		C <sub>oss</sub>	–	200	350	
Transfer Capacitance		C <sub>rss</sub>	–	60	100	

### SWITCHING CHARACTERISTICS (Note 4.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	9.0	16	ns
Rise Time		t <sub>r</sub>	–	12	20	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	35	60	
Fall Time		t <sub>f</sub>	–	20	35	
Gate Charge	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 5.3 Adc, V <sub>GS</sub> = 4.5 Vdc)	Q <sub>T</sub>	–	8.0	15	nC
		Q <sub>gs</sub>	–	2.0	–	
		Q <sub>gd</sub>	–	2.0	–	


### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 3.)	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 85°C)	V <sub>SD</sub>	– –	0.74 0.66	1.1 –	Vdc
Reverse Recovery Time		(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	20	–
	t <sub>a</sub>		–	11	–	
	t <sub>b</sub>		–	9.0	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.01	–	μC


3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperature.

# NTGS3446T1



**Figure 1. On-Resistance Variation with Temperature**



**Figure 2. Resistive Switching Time Variation vs. Gate Resistance**

# NTGS3455T1

## Product Preview

### MOSFET

### -3.5 Amps, -30 Volts

### P-Channel TSOP-6

#### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Miniature TSOP-6 Surface Mount Package

#### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-30	Volts
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20.0$	Volts
Thermal Resistance Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	2.0	Watts
Drain Current		-3.5	Amps
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$		
– Pulsed Drain Current ( $T_p < 10 \mu\text{s}$ )	$I_{DM}$	-20	Amps
Maximum Operating Power Dissipation	$P_d$	1.0	Watts
Maximum Operating Drain Current	$I_D$	-2.5	Amps
Thermal Resistance Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	128	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_d$	1.0	Watts
Drain Current			
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	-2.5	Amps
– Pulsed Drain Current ( $T_p < 10 \mu\text{s}$ )	$I_{DM}$	-14	Amps
Maximum Operating Power Dissipation	$P_d$	0.5	Watts
Maximum Operating Drain Current	$I_D$	-1.75	Amps
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering Purposes for 10 Seconds	$T_L$	260	$^\circ\text{C}$

1. Mounted onto a 2" square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided),  $t < 5.0$  seconds.
2. Mounted onto a 2" square FR-4 board (1" sq. 2 oz. cu. 0.06" thick single sided), operating to steady state.



ON Semiconductor™


<http://onsemi.com>

**-3.5 AMPERES**


**-30 VOLTS**

**100 mΩ @  $V_{GS} = -10 \text{ V}$**


#### P-Channel



#### MARKING DIAGRAM




**TSOP-6  
CASE 318G  
STYLE 1**



455 = Device Code  
x = Date Code

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
NTGS3455T1	TSOP-6	3000 Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTGS3455T1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Notes 3. & 4.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = –10 μA)	V <sub>(BR)DSS</sub>	–30	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = –30 Vdc, T <sub>J</sub> = 25°C) (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = –30 Vdc, T <sub>J</sub> = 70°C)	I <sub>DSS</sub>	–	–	–1.0 –5.0	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = –20.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	–100	nAdc
Gate–Body Leakage Current (V <sub>GS</sub> = +20.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = –250 μAdc)	V <sub>GS(th)</sub>	–1.0	–1.87	–3.0	Vdc
Static Drain–Source On–State Resistance (V <sub>GS</sub> = –10 Vdc, I <sub>D</sub> = –3.5 Adc) (V <sub>GS</sub> = –4.5 Vdc, I <sub>D</sub> = –2.7 Adc)	R <sub>DS(on)</sub>	–	0.094 0.144	0.100 0.170	Ω
Forward Transconductance (V <sub>DS</sub> = –15 Vdc, I <sub>D</sub> = –3.5 Adc)	g <sub>FS</sub>	–	6.0	–	mhos

### DYNAMIC CHARACTERISTICS

Total Gate Charge	(V <sub>DS</sub> = –15 Vdc, V <sub>GS</sub> = –10 Vdc, I <sub>D</sub> = –3.5 Adc)	Q <sub>tot</sub>	–	9.0	13	nC
Gate–Source Charge		Q <sub>gs</sub>	–	2.5	–	
Gate–Drain Charge		Q <sub>gd</sub>	–	2.0	–	
Input Capacitance	(V <sub>DS</sub> = –5.0 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	480	–	pF
Output Capacitance		C <sub>oss</sub>	–	220	–	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	60	–	

### SWITCHING CHARACTERISTICS

Turn–On Delay Time	(V <sub>DD</sub> = –20 Vdc, I <sub>D</sub> = –1.0 Adc, V <sub>GS</sub> = –10 Vdc, R <sub>g</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	10	20	ns
Rise Time		t <sub>r</sub>	–	15	30	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	20	35	
Fall Time		t <sub>f</sub>	–	10	20	
Reverse Recovery Time	(I <sub>S</sub> = –1.7 Adc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	30	–	ns


### BODY–DRAIN DIODE RATINGS

Diode Forward On–Voltage	(I <sub>S</sub> = –1.7 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	–0.90	–1.2	Vdc
Diode Forward On–Voltage	(I <sub>S</sub> = –3.5 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	–1.0	–	Vdc


3. Indicates Pulse Test: P.W. = 300 μsec max, Duty Cycle = 2%.

4. Class 1 ESD rated – Handling precautions to protect against electrostatic discharge is mandatory.


# NTGS345T1




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance vs. Gate-to-Source Voltage**



**Figure 4. On-Resistance vs. Drain Current and Gate Voltage**




**Figure 5. On-Resistance Variation with Temperature**




**Figure 6. Capacitance Variation**


# NTGS345T1




**Figure 7. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge**



**Figure 8. Diode Forward Voltage vs. Current**



**Figure 9. Normalized Thermal Transient Impedance, Junction-to-Ambient**



**Figure 10. Single Pulse Power**



# NTHD5902T1


Product Preview

## Dual N-Channel 30 V (D-S) MOSFET



ON Semiconductor™

<http://onsemi.com>



N-Channel MOSFET

N-Channel MOSFET


### PRODUCT SUMMARY

$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
30	0.085 @ $V_{GS} = 10$ V	$\pm 3.9$
	0.143 @ $V_{GS} = 4.5$ V	$\pm 3.0$

### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	$V_{DS}$	30		V
Gate-Source Voltage	$V_{GS}$	$\pm 20$		V
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ ) (Note 1.) $T_A = 25^\circ\text{C}$ $T_A = 85^\circ\text{C}$	$I_D$	$\pm 3.9$ $\pm 2.8$	$\pm 2.9$ $\pm 2.1$	A
Pulsed Drain Current	$I_{DM}$	$\pm 10$		A
Continuous Source Current (Diode Conduction) (Note 1.)	$I_S$	1.8	0.9	A
Maximum Power Dissipation (Note 1.) $T_A = 25^\circ\text{C}$ $T_A = 85^\circ\text{C}$	$P_D$	2.1 1.1	1.1 0.6	W
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$

1. Surface Mounted on 1" x 1" FR4 Board.




ChipFET  
CASE 1206A  
STYLE 2

### PIN CONNECTIONS



### MARKING DIAGRAM



A6 = Specific Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTHD5902T1	ChipFET	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTHD5902T1

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Maximum Junction-to-Ambient (Note 2.) $t \leq 5$ sec Steady State	$R_{thJA}$	50 90	60 110	$^{\circ}C/W$
Maximum Junction-to-Foot Steady State	$R_{thJF}$	30	40	$^{\circ}C/W$

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.0	–	–	V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} = \pm 20 V$	–	–	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 24 V, V_{GS} = 0 V$	–	–	1.0	$\mu A$
		$V_{DS} = 24 V, V_{GS} = 0 V,$ $T_J = 85^{\circ}C$	–	–	5.0	
On-State Drain Current (Note 3.)	$I_{D(on)}$	$V_{DS} \geq 5.0 V, V_{GS} = 10 V$	10	–	–	A
Drain-Source On-State Resistance (Note 3.)	$r_{DS(on)}$	$V_{GS} = 10 V, I_D = 2.9 A$	–	0.072	0.085	$\Omega$
		$V_{GS} = 4.5 V, I_D = 2.2 A$	–	0.120	0.143	
Forward Transconductance (Note 3.)	$g_{fs}$	$V_{DS} = 15 V, I_D = 2.9 A$	–	20	–	S
Diode Forward Voltage (Note 3.)	$V_{SD}$	$I_S = 0.9 A, V_{GS} = 0 V$	–	0.8	1.2	V

### Dynamic (Note 4.)

Total Gate Charge	$Q_g$	$V_{DS} = 15 V, V_{GS} = 10 V,$ $I_D = 2.9 A$	–	5.0	7.5	nC
Gate-Source Charge	$Q_{gs}$		–	0.8	–	
Gate-Drain Charge	$Q_{gd}$		–	1.0	–	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 15 V, R_L = 15 \Omega$ $I_D \cong 1.0 A, V_{GEN} = 10 V,$ $R_G = 6 \Omega$	–	7.0	11	ns
Rise Time	$t_r$		–	12	18	
Turn-Off Delay Time	$t_{d(off)}$		–	12	18	
Fall Time	$t_f$		–	7.0	11	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = 0.9 A, di/dt = 100 A/\mu s$	–	40	80	

2. Surface Mounted on 1" x 1" FR4 Board.
3. Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production testing.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. On-Resistance vs. Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Source-Drain Diode Forward Voltage




Figure 8. On-Resistance vs. Gate-to-Source Voltage




Figure 9. Threshold Voltage




Figure 10. Single Pulse Power

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient




Figure 12. Normalized Thermal Transient Impedance, Junction-to-Foot

# NTHD5903T1


Product Preview

## Dual P-Channel 2.5 V (G-S) MOSFET



ON Semiconductor™

<http://onsemi.com>



P-Channel MOSFET

P-Channel MOSFET


### PRODUCT SUMMARY

V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
-20	0.155 @ V <sub>GS</sub> = -4.5 V	±2.9
	0.180 @ V <sub>GS</sub> = -3.6 V	±2.7
	0.260 @ V <sub>GS</sub> = -2.5 V	±2.2

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Rating	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V <sub>DS</sub>	-20		V
Gate-Source Voltage	V <sub>GS</sub>	±12		V
Continuous Drain Current (T <sub>J</sub> = 150°C) (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	I <sub>D</sub>	±2.9 ±2.1	±2.1 ±1.5	A
Pulsed Drain Current	I <sub>DM</sub>	±10		A
Continuous Source Current (Diode Conduction) (Note 1.)	I <sub>S</sub>	-1.8	-0.9	A
Maximum Power Dissipation (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	P <sub>D</sub>	2.1 1.1	1.1 0.6	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C

1. Surface Mounted on 1" x 1" FR4 Board.




ChipFET  
CASE 1206A  
STYLE 2

### PIN CONNECTIONS



### MARKING DIAGRAM



A7 = Specific Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTHD5903T1	ChipFET	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTHD5903T1

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Maximum Junction-to-Ambient (Note 2.) $t \leq 5$ sec Steady State	$R_{thJA}$	50 90	60 110	$^{\circ}C/W$
Maximum Junction-to-Foot (Drain) Steady State	$R_{thJF}$	30	40	$^{\circ}C/W$

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
----------------	--------	----------------	-----	-----	-----	------

### Static

Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.6	-	-	V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} = \pm 12 V$	-	-	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -16 V, V_{GS} = 0 V$	-	-	-1.0	$\mu A$
		$V_{DS} = -16 V, V_{GS} = 0 V,$ $T_J = 85^{\circ}C$	-	-	-5.0	
On-State Drain Current (Note 3.)	$I_{D(on)}$	$V_{DS} \leq -5.0 V, V_{GS} = -4.5 V$	-10	-	-	A
Drain-Source On-State Resistance (Note 3.)	$r_{DS(on)}$	$V_{GS} = -4.5 V, I_D = -2.1 A$	-	0.130	0.155	$\Omega$
		$V_{GS} = -3.6 V, I_D = -2.0 A$	-	0.150	0.180	
		$V_{GS} = -2.5 V, I_D = -1.7 A$	-	0.215	0.260	
Forward Transconductance (Note 3.)	$g_{fs}$	$V_{DS} = -10 V, I_D = -2.1 A$	-	5.0	-	S
Diode Forward Voltage (Note 3.)	$V_{SD}$	$I_S = -0.9 A, V_{GS} = 0 V$	-	-0.8	-1.2	V

### Dynamic (Note 4.)

Total Gate Charge	$Q_g$	$V_{DS} = -10 V, V_{GS} = -4.5 V,$ $I_D = -2.1 A$	-	3.0	6.0	nC
Gate-Source Charge	$Q_{gs}$		-	0.9	-	
Gate-Drain Charge	$Q_{gd}$		-	0.6	-	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -10 V, R_L = 10 \Omega$ $I_D \cong -1.0 A, V_{GEN} = -4.5 V,$ $R_G = 6 \Omega$	-	13	20	ns
Rise Time	$t_r$		-	35	55	
Turn-Off Delay Time	$t_{d(off)}$		-	25	40	
Fall Time	$t_f$		-	25	40	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = -0.9 A, di/dt = 100 A/\mu s$	-	40	80	

2. Surface Mounted on 1" x 1" FR4 Board.
3. Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production testing.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. On-Resistance vs. Junction Temperature



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Source-Drain Diode Forward Voltage




Figure 8. On-Resistance vs. Gate-to-Source Voltage




Figure 9. Threshold Voltage




Figure 10. Single Pulse Power

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient




Figure 12. Normalized Thermal Transient Impedance, Junction-to-Foot

# NTHD5904T1


Product Preview

## Dual N-Channel 2.5 V (G-S) MOSFET



ON Semiconductor™

<http://onsemi.com>



N-Channel MOSFET

N-Channel MOSFET


### PRODUCT SUMMARY

V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
20	0.075 @ V <sub>GS</sub> = 4.5 V	± 4.2
	0.134 @ V <sub>GS</sub> = 2.5 V	± 3.1

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Rating	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V <sub>DS</sub>	20		V
Gate-Source Voltage	V <sub>GS</sub>	± 12		V
Continuous Drain Current (T <sub>J</sub> = 150°C) (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	I <sub>D</sub>	± 4.2 ± 3.0	± 3.1 ± 2.2	A
Pulsed Drain Current	I <sub>DM</sub>	± 10		A
Continuous Source Current (Diode Conduction) (Note 1.)	I <sub>S</sub>	1.8	0.9	A
Maximum Power Dissipation (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	P <sub>D</sub>	2.1 1.1	1.1 0.6	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C

1. Surface Mounted on 1" x 1" FR4 Board.




ChipFET  
CASE 1206A  
STYLE 2

### PIN CONNECTIONS



### MARKING DIAGRAM



A2 = Specific Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTHD5904T1	ChipFET	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTHD5904T1

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Maximum Junction-to-Ambient (Note 2.) $t \leq 5$ sec Steady State	$R_{thJA}$	50 90	60 110	$^{\circ}C/W$
Maximum Junction-to-Foot (Drain) Steady State	$R_{thJF}$	30	40	$^{\circ}C/W$

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
----------------	--------	----------------	-----	-----	-----	------

### Static

Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.6	–	–	V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} = \pm 12 V$	–	–	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 16 V, V_{GS} = 0 V$	–	–	1.0	$\mu A$
		$V_{DS} = 16 V, V_{GS} = 0 V,$ $T_J = 85^{\circ}C$	–	–	5.0	
On-State Drain Current (Note 3.)	$I_{D(on)}$	$V_{DS} \geq 5.0 V, V_{GS} = 4.5 V$	10	–	–	A
Drain-Source On-State Resistance (Note 3.)	$r_{DS(on)}$	$V_{GS} = 4.5 V, I_D = 3.1 A$	–	0.065	0.075	$\Omega$
		$V_{GS} = 2.5 V, I_D = 2.3 A$	–	0.115	0.143	
Forward Transconductance (Note 3.)	$g_{fs}$	$V_{DS} = 10 V, I_D = 3.1 A$	–	8.0	–	S
Diode Forward Voltage (Note 3.)	$V_{SD}$	$I_S = 0.9 A, V_{GS} = 0 V$	–	0.8	1.2	V

### Dynamic (Note 4.)

Total Gate Charge	$Q_g$	$V_{DS} = 10 V, V_{GS} = 4.5 V,$ $I_D = 3.1 A$	–	4.0	6.0	nC
Gate-Source Charge	$Q_{gs}$		–	0.6	–	
Gate-Drain Charge	$Q_{gd}$		–	1.3	–	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 10 V, R_L = 10 \Omega$ $I_D \cong 1.0 A, V_{GEN} = 4.5 V,$ $R_G = 6 \Omega$	–	12	18	ns
Rise Time	$t_r$		–	35	55	
Turn-Off Delay Time	$t_{d(off)}$		–	19	30	
Fall Time	$t_f$		–	9.0	15	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = 0.9 A, di/dt = 100 A/\mu s$	–	40	80	

2. Surface Mounted on 1" x 1" FR4 Board.

3. Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .

4. Guaranteed by design, not subject to production testing.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. On-Resistance vs. Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Source-Drain Diode Forward Voltage




Figure 8. On-Resistance vs. Gate-to-Source Voltage




Figure 9. Threshold Voltage




Figure 10. Single Pulse Power

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient




Figure 12. Normalized Thermal Transient Impedance, Junction-to-Foot

# NTHD5905T1


Product Preview

## Dual P-Channel 1.8 V (G-S) MOSFET



ON Semiconductor™

<http://onsemi.com>



P-Channel MOSFET

P-Channel MOSFET


### PRODUCT SUMMARY

V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
-8.0	0.090 @ V <sub>GS</sub> = -4.5 V	±4.1
	0.130 @ V <sub>GS</sub> = -2.5 V	±3.4
	0.180 @ V <sub>GS</sub> = -1.8 V	±2.9

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Rating	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V <sub>DS</sub>	-8.0		V
Gate-Source Voltage	V <sub>GS</sub>	±8.0		V
Continuous Drain Current (T <sub>J</sub> = 150°C) (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	I <sub>D</sub>	±4.1 ±2.9	±3.0 ±2.2	A
Pulsed Drain Current	I <sub>DM</sub>	±10		A
Continuous Source Current (Diode Conduction) (Note 1.)	I <sub>S</sub>	-1.8	-0.9	A
Maximum Power Dissipation (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	P <sub>D</sub>	2.1 1.1	1.1 0.6	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C

1. Surface Mounted on 1" x 1" FR4 Board.




ChipFET  
CASE 1206A  
STYLE 2

### PIN CONNECTIONS



### MARKING DIAGRAM



A9 = Specific Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTHD5905T1	ChipFET	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



# NTHD5905T1

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Maximum Junction-to-Ambient (Note 2.) $t \leq 5$ sec Steady State	$R_{thJA}$	50 90	60 110	$^{\circ}C/W$
Maximum Junction-to-Foot (Drain) Steady State	$R_{thJF}$	30	40	$^{\circ}C/W$

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
----------------	--------	----------------	-----	-----	-----	------

### Static

Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.45	-	-	V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} = \pm 8.0 V$	-	-	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -6.4 V, V_{GS} = 0 V$	-	-	-1.0	$\mu A$
		$V_{DS} = -6.4 V, V_{GS} = 0 V,$ $T_J = 85^{\circ}C$	-	-	-5.0	
On-State Drain Current (Note 3.)	$I_{D(on)}$	$V_{DS} \leq -5.0 V, V_{GS} = -4.5 V$	-10	-	-	A
Drain-Source On-State Resistance (Note 3.)	$r_{DS(on)}$	$V_{GS} = -4.5 V, I_D = -3.0 A$	-	0.075	0.090	$\Omega$
		$V_{GS} = -2.5 V, I_D = -2.5 A$	-	0.110	0.130	
		$V_{GS} = -1.8 V, I_D = -1.0 A$	-	0.150	0.180	
Forward Transconductance (Note 3.)	$g_{fs}$	$V_{DS} = -5.0 V, I_D = -3.0 A$	-	7.0	-	S
Diode Forward Voltage (Note 3.)	$V_{SD}$	$I_S = -0.9 A, V_{GS} = 0 V$	-	-0.8	-1.2	V

### Dynamic (Note 4.)

Total Gate Charge	$Q_g$	$V_{DS} = -4.0 V, V_{GS} = -4.5 V,$ $I_D = -3.0 A$	-	5.5	9.0	nC
Gate-Source Charge	$Q_{gs}$		-	0.5	-	
Gate-Drain Charge	$Q_{gd}$		-	1.5	-	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -4.0 V, R_L = 4 \Omega$ $I_D = -1.0 A, V_{GEN} = -4.5 V,$ $R_G = 6 \Omega$	-	10	15	ns
Rise Time	$t_r$		-	45	70	
Turn-Off Delay Time	$t_{d(off)}$		-	30	45	
Fall Time	$t_f$		-	10	15	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = -0.9 A, di/dt = 100 A/\mu s$	-	30	60	

2. Surface Mounted on 1" x 1" FR4 Board.
3. Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production testing.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. On-Resistance vs. Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Source Diode Forward Voltage




Figure 8. On-Resistance vs. Gate-to-Source Voltage




Figure 9. Threshold Voltage




Figure 10. Single Pulse Power

# NTHD5905T1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient




Figure 12. Normalized Thermal Transient Impedance, Junction-to-Foot

# NTHS5402T1


Product Preview

## N-Channel 30 V (D-S) MOSFET



ON Semiconductor™

<http://onsemi.com>



N-Channel MOSFET


### PRODUCT SUMMARY

V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
30	0.035 @ V <sub>GS</sub> = 10 V	± 6.7
	0.055 @ V <sub>GS</sub> = 4.5 V	± 5.3

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Rating	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V <sub>DS</sub>	30		V
Gate-Source Voltage	V <sub>GS</sub>	± 20		V
Continuous Drain Current (T <sub>J</sub> = 150°C) (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	I <sub>D</sub>	± 6.7 ± 4.8	± 4.9 ± 3.5	A
Pulsed Drain Current	I <sub>DM</sub>	± 20		A
Continuous Source Current (Diode Conduction) (Note 1.)	I <sub>S</sub>	2.1	1.1	A
Maximum Power Dissipation (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	P <sub>D</sub>	2.5 1.3	1.3 0.7	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C

1. Surface Mounted on 1" x 1" FR4 Board.




ChipFET  
CASE 1206A  
STYLE 1

### PIN CONNECTIONS



### MARKING DIAGRAM



A6 = Specific Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTHS5402T1	ChipFET	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTHS5402T1

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Maximum Junction-to-Ambient (Note 2.) $t \leq 5$ sec Steady State	$R_{thJA}$	40 80	50 95	$^{\circ}C/W$
Maximum Junction-to-Foot (Drain) Steady State	$R_{thJF}$	15	20	$^{\circ}C/W$

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.0	–	–	V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} = \pm 20 V$	–	–	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 24 V, V_{GS} = 0 V$	–	–	1.0	$\mu A$
		$V_{DS} = 24 V, V_{GS} = 0 V,$ $T_J = 85^{\circ}C$	–	–	5.0	
On-State Drain Current (Note 3.)	$I_{D(on)}$	$V_{DS} \geq 5.0 V, V_{GS} = 10 V$	20	–	–	A
Drain-Source On-State Resistance (Note 3.)	$r_{DS(on)}$	$V_{GS} = 10 V, I_D = 4.9 A$	–	0.030	0.035	$\Omega$
		$V_{GS} = 4.5 V, I_D = 3.9 A$	–	0.045	0.055	
Forward Transconductance (Note 3.)	$g_{fs}$	$V_{DS} = 10 V, I_D = 4.9 A$	–	15	–	S
Diode Forward Voltage (Note 3.)	$V_{SD}$	$I_S = 1.1 A, V_{GS} = 0 V$	–	0.8	1.2	V

### Dynamic (Note 4.)

Total Gate Charge	$Q_g$	$V_{DS} = 15 V, V_{GS} = 10 V,$ $I_D = 4.9 A$	–	13	20	nC
Gate-Source Charge	$Q_{gs}$		–	1.3	–	
Gate-Drain Charge	$Q_{gd}$		–	3.1	–	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 15 V, R_L = 15 \Omega$ $I_D \cong 1.0 A, V_{GEN} = 10 V,$ $R_G = 6 \Omega$	–	10	15	ns
Rise Time	$t_r$		–	10	15	
Turn-Off Delay Time	$t_{d(off)}$		–	25	40	
Fall Time	$t_f$		–	10	15	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = 1.1 A, di/dt = 100 A/\mu s$	–	30	60	

2. Surface Mounted on 1" x 1" FR4 Board.

3. Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .

4. Guaranteed by design, not subject to production testing.

# NTHS5402T1

## TYPICAL CHARACTERISTICS




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. On-Resistance vs. Junction Temperature

TYPICAL CHARACTERISTICS




Figure 7. Source-Drain Diode Forward Voltage




Figure 8. On-Resistance vs. Gate-to-Source Voltage




Figure 9. Threshold Voltage




Figure 10. Single Pulse Power



TYPICAL CHARACTERISTICS




Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient




Figure 12. Normalized Thermal Transient Impedance, Junction-to-Foot




Figure 13.




Figure 14.

### BASIC PAD PATTERNS

The basic pad layout with dimensions is shown in Figure 13. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 14 improves the thermal area of the drain connections (pins 1, 2, 3, 6, 7, 8) while remaining within the

confines of the basic footprint. The drain copper area is 0.0054 sq. in. (or 3.51 sq. mm). This will assist the power dissipation path away from the device (through the copper leadframe) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.

# NTHS5404T1


Product Preview

## N-Channel 2.5 V (G-S) MOSFET




ON Semiconductor™

<http://onsemi.com>



N-Channel MOSFET



ChipFET  
CASE 1206A  
STYLE 1

### PRODUCT SUMMARY


V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
20	0.030 @ V <sub>GS</sub> = 4.5 V	±7.2
	0.045 @ V <sub>GS</sub> = 2.5 V	±5.9

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Rating	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V <sub>DS</sub>	20		V
Gate-Source Voltage	V <sub>GS</sub>	±12		V
Continuous Drain Current (T <sub>J</sub> = 150°C) (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	I <sub>D</sub>	±7.2 ±5.2	±5.2 ±3.8	A
Pulsed Drain Current	I <sub>DM</sub>	±20		A
Continuous Source Current (Diode Conduction) (Note 1.)	I <sub>S</sub>	2.1	1.1	A
Maximum Power Dissipation (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	P <sub>D</sub>	2.5 1.3	1.3 0.7	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C

1. Surface Mounted on 1" x 1" FR4 Board.

### PIN CONNECTIONS



### MARKING DIAGRAM



A2 = Specific Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTHS5404T1	ChipFET	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTHS5404T1

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Maximum Junction-to-Ambient (Note 2.) $t \leq 5$ sec Steady State	$R_{thJA}$	40 80	50 95	$^{\circ}C/W$
Maximum Junction-to-Foot (Drain) Steady State	$R_{thJF}$	15	20	$^{\circ}C/W$

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
----------------	--------	----------------	-----	-----	-----	------

### Static

Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.6	–	–	V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} = \pm 12 V$	–	–	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 16 V, V_{GS} = 0 V$	–	–	1.0	$\mu A$
		$V_{DS} = 16 V, V_{GS} = 0 V,$ $T_J = 85^{\circ}C$	–	–	5.0	
On-State Drain Current (Note 3.)	$I_{D(on)}$	$V_{DS} \geq 5.0 V, V_{GS} = 4.5 V$	20	–	–	A
Drain-Source On-State Resistance (Note 3.)	$r_{DS(on)}$	$V_{GS} = 4.5 V, I_D = 5.2 A$	–	0.025	0.030	$\Omega$
		$V_{GS} = 2.5 V, I_D = 4.3 A$	–	0.038	0.045	
Forward Transconductance (Note 3.)	$g_{fs}$	$V_{DS} = 10 V, I_D = 5.2 A$	–	20	–	S
Diode Forward Voltage (Note 3.)	$V_{SD}$	$I_S = 1.1 A, V_{GS} = 0 V$	–	0.8	1.2	V

### Dynamic (Note 4.)

Total Gate Charge	$Q_g$	$V_{DS} = 10 V, V_{GS} = 4.5 V,$ $I_D = 5.2 A$	–	12	18	nC
Gate-Source Charge	$Q_{gs}$		–	2.4	–	
Gate-Drain Charge	$Q_{gd}$		–	3.2	–	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 10 V, R_L = 10 \Omega$ $I_D \cong 1.0 A, V_{GEN} = 4.5 V,$ $R_G = 6 \Omega$	–	20	30	ns
Rise Time	$t_r$		–	40	60	
Turn-Off Delay Time	$t_{d(off)}$		–	40	60	
Fall Time	$t_f$		–	15	23	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = 1.1 A, di/dt = 100 A/\mu s$	–	30	60	

2. Surface Mounted on 1" x 1" FR4 Board.

3. Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .

4. Guaranteed by design, not subject to production testing.




Figure 1.




Figure 2.

### BASIC PAD PATTERNS

The basic pad layout with dimensions is shown in Figure 1. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 2 improves the thermal area of the drain connections (pins 1, 2, 3, 6, 7, 8) while remaining within the confines of

the basic footprint. The drain copper area is 0.0054 sq. in. (or 3.51 sq. mm). This will assist the power dissipation path away from the device (through the copper leadframe) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.

# NTHS5441T1


Product Preview

## P-Channel 2.5 V (G-S) MOSFET




ON Semiconductor™

<http://onsemi.com>



P-Channel MOSFET



ChipFET  
CASE 1206A  
STYLE 1

### PRODUCT SUMMARY


V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
-20	0.055 @ V <sub>GS</sub> = -4.5 V	± 5.3
	0.06 @ V <sub>GS</sub> = -3.6 V	± 5.1
	0.083 @ V <sub>GS</sub> = -2.5 V	± 4.3

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Rating	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V <sub>DS</sub>	-20		V
Gate-Source Voltage	V <sub>GS</sub>	± 12		V
Continuous Drain Current (T <sub>J</sub> = 150°C) (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	I <sub>D</sub>	± 5.3 ± 3.8	± 3.9 ± 2.8	A
Pulsed Drain Current	I <sub>DM</sub>	± 20		A
Continuous Source Current (Note 1.)	I <sub>S</sub>	-2.1	-1.1	A
Maximum Power Dissipation (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	P <sub>D</sub>	2.5 1.3	1.3 0.7	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C

1. Surface Mounted on 1" x 1" FR4 Board.

### PIN CONNECTIONS



### MARKING DIAGRAM



A3 = Specific Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTHS5441T1	ChipFET	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTHS5441T1

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Maximum Junction-to-Ambient (Note 2.) $t \leq 5$ sec Steady State	$R_{thJA}$	40 80	50 95	$^{\circ}C/W$
Maximum Junction-to-Foot (Drain) Steady State	$R_{thJF}$	15	20	$^{\circ}C/W$

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
----------------	--------	----------------	-----	-----	-----	------

### Static

Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.6	-	-	V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} = \pm 12 V$	-	-	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -16 V, V_{GS} = 0 V$	-	-	-1.0	$\mu A$
		$V_{DS} = -16 V, V_{GS} = 0 V,$ $T_J = 85^{\circ}C$	-	-	-5.0	
On-State Drain Current (Note 3.)	$I_{D(on)}$	$V_{DS} \leq -5.0 V, V_{GS} = -4.5 V$	-20	-	-	A
Drain-Source On-State Resistance (Note 3.)	$r_{DS(on)}$	$V_{GS} = -3.6 V, I_D = -3.7 A$	-	0.050	0.06	$\Omega$
		$V_{GS} = -2.5 V, I_D = -3.1 A$	-	0.070	0.083	
Forward Transconductance (Note 3.)	$g_{fs}$	$V_{DS} = -10 V, I_D = -3.9 A$	-	12	-	S
Diode Forward Voltage (Note 3.)	$V_{SD}$	$I_S = -1.1 A, V_{GS} = 0 V$	-	-0.8	-1.2	V

### Dynamic (Note 4.)

Total Gate Charge	$Q_g$	$V_{DS} = -10 V, V_{GS} = -4.5 V,$ $I_D = -3.9 A$	-	11	22	nC
Gate-Source Charge	$Q_{gs}$		-	3.0	-	
Gate-Drain Charge	$Q_{gd}$		-	2.5	-	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -10 V, R_L = 10 \Omega$ $I_D \cong -1.0 A, V_{GEN} = -4.5 V,$ $R_G = 6 \Omega$	-	20	30	ns
Rise Time	$t_r$		-	35	55	
Turn-Off Delay Time	$t_{d(off)}$		-	65	100	
Fall Time	$t_f$		-	45	70	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = -1.1 A, di/dt = 100 A/\mu s$	-	30	60	

2. Surface Mounted on 1" x 1" FR4 Board.

3. Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .

4. Guaranteed by design, not subject to production testing.




Figure 1.




Figure 2.

### BASIC PAD PATTERNS

The basic pad layout with dimensions is shown in Figure 1. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 2 improves the thermal area of the drain connections (pins 1, 2, 3, 6, 7, 8) while remaining within the confines of

the basic footprint. The drain copper area is 0.0054 sq. in. (or 3.51 sq. mm). This will assist the power dissipation path away from the device (through the copper leadframe) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.



# NTHS5443T1


Product Preview

## P-Channel 2.5 V (G-S) MOSFET




ON Semiconductor™

<http://onsemi.com>



P-Channel MOSFET



ChipFET  
CASE 1206A  
STYLE 1

### PRODUCT SUMMARY


V <sub>DS</sub> (V)	R <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
-20	0.065 @ V <sub>GS</sub> = -4.5 V	±4.9
	0.074 @ V <sub>GS</sub> = -3.6 V	±4.6
	0.110 @ V <sub>GS</sub> = -2.5 V	±3.8

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Rating	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V <sub>DS</sub>	-20		V
Gate-Source Voltage	V <sub>GS</sub>	±12		V
Continuous Drain Current (T <sub>J</sub> = 150°C) (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	I <sub>D</sub>	±4.9 ±3.5	±3.6 ±2.6	A
Pulsed Drain Current	I <sub>DM</sub>	±15		A
Continuous Source Current (Note 1.)	I <sub>AS</sub>	-2.1	-1.1	A
Maximum Power Dissipation (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	P <sub>D</sub>	2.5 1.3	1.3 0.7	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C

1. Surface Mounted on 1" x 1" FR4 Board.

### PIN CONNECTIONS



### MARKING DIAGRAM



A4 = Specific Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTHS5443T1	ChipFET	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTHS5443T1

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Maximum Junction-to-Ambient (Note 2.) $t \leq 5$ sec Steady State	$R_{thJA}$	40 80	50 95	$^{\circ}C/W$
Maximum Junction-to-Foot (Drain) Steady State	$R_{thJF}$	15	20	$^{\circ}C/W$

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
----------------	--------	----------------	-----	-----	-----	------

### Static

Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.6	-	-	V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} = \pm 12 V$	-	-	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -16 V, V_{GS} = 0 V$	-	-	-1.0	$\mu A$
		$V_{DS} = -16 V, V_{GS} = 0 V,$ $T_J = 85^{\circ}C$	-	-	-5.0	
On-State Drain Current (Note 3.)	$I_{D(on)}$	$V_{DS} \leq -5.0 V, V_{GS} = -4.5 V$	-15	-	-	A
Drain-Source On-State Resistance (Note 3.)	$r_{DS(on)}$	$V_{GS} = -4.5 V, I_D = -3.6 A$	-	0.056	0.065	$\Omega$
		$V_{GS} = -3.6 V, I_D = -3.3 A$	-	0.065	0.074	
		$V_{GS} = -2.5 V, I_D = -2.7 A$	-	0.095	0.110	
Forward Transconductance (Note 3.)	$g_{fs}$	$V_{DS} = -10 V, I_D = -3.6 A$	-	10	-	S
Diode Forward Voltage (Note 3.)	$V_{SD}$	$I_S = -1.1 A, V_{GS} = 0 V$	-	-0.8	-1.2	V

### Dynamic (Note 4.)

Total Gate Charge	$Q_g$	$V_{DS} = -10 V, V_{GS} = -4.5 V,$ $I_D = -3.6 A$	-	9.0	14	nC
Gate-Source Charge	$Q_{gs}$		-	2.2	-	
Gate-Drain Charge	$Q_{gd}$		-	2.2	-	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -10 V, R_L = 10 \Omega$ $I_D \cong -1.0 A, V_{GEN} = -4.5 V,$ $R_G = 6 \Omega$	-	15	25	$\mu s$
Rise Time	$t_r$		-	30	45	
Turn-Off Delay Time	$t_{d(off)}$		-	50	75	
Fall Time	$t_f$		-	35	50	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = -1.1 A, di/dt = 100 A/\mu s$	-	30	60	ns

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .
- Guaranteed by design, not subject to production testing.

# NTHS5445T1


Product Preview

## P-Channel 1.8 V (G-S) MOSFET



ON Semiconductor™

<http://onsemi.com>



P-Channel MOSFET


### PRODUCT SUMMARY

V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
-8.0	0.035 @ V <sub>GS</sub> = -4.5 V	±7.1
	0.047 @ V <sub>GS</sub> = -2.5 V	±6.2
	0.062 @ V <sub>GS</sub> = -1.8 V	±5.7

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Rating	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	V <sub>DS</sub>	-8.0		V
Gate-Source Voltage	V <sub>GS</sub>	±8.0		V
Continuous Drain Current (T <sub>J</sub> = 150°C) (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	I <sub>D</sub>	±7.1 ±5.2	±5.2 ±3.7	A
Pulsed Drain Current	I <sub>DM</sub>	±20		A
Continuous Source Current (Note 1.)	I <sub>S</sub>	-2.1	-1.1	A
Maximum Power Dissipation (Note 1.) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	P <sub>D</sub>	2.5 1.3	1.3 0.7	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C

1. Surface Mounted on 1" x 1" FR4 Board.




ChipFET  
CASE 1206A  
STYLE 1

### PIN CONNECTIONS



### MARKING DIAGRAM



A5 = Specific Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTHS5445T1	ChipFET	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTHS5445T1

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Maximum Junction-to-Ambient (Note 2.) $t \leq 5$ sec Steady State	$R_{thJA}$	40 80	50 95	$^{\circ}C/W$
Maximum Junction-to-Foot (Drain) Steady State	$R_{thJF}$	15	20	$^{\circ}C/W$

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
----------------	--------	----------------	-----	-----	-----	------

### Static

Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.45	-	-	V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 V, V_{GS} = \pm 8.0 V$	-	-	$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -6.4 V, V_{GS} = 0 V$	-	-	-1.0	$\mu A$
		$V_{DS} = -6.4 V, V_{GS} = 0 V,$ $T_J = 85^{\circ}C$	-	-	-5.0	
On-State Drain Current (Note 3.)	$I_{D(on)}$	$V_{DS} \leq -5.0 V, V_{GS} = -4.5 V$	-20	-	-	A
Drain-Source On-State Resistance (Note 3.)	$r_{DS(on)}$	$V_{GS} = -4.5 V, I_D = -5.2 A$	-	0.030	0.035	$\Omega$
		$V_{GS} = -2.5 V, I_D = -4.5 A$	-	0.040	0.047	
		$V_{GS} = -1.8 V, I_D = -2.0 A$	-	0.052	0.062	
Forward Transconductance (Note 3.)	$g_{fs}$	$V_{DS} = -5.0 V, I_D = -5.2 A$	-	18	-	S
Diode Forward Voltage (Note 3.)	$V_{SD}$	$I_S = -1.1 A, V_{GS} = 0 V$	-	-0.8	-1.2	V

### Dynamic (Note 4.)

Total Gate Charge	$Q_g$	$V_{DS} = -4.0 V, V_{GS} = -4.5 V,$ $I_D = -5.2 A$	-	17	26	nC
Gate-Source Charge	$Q_{gs}$		-	2.8	-	
Gate-Drain Charge	$Q_{gd}$		-	2.6	-	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -4.0 V, R_L = 4 \Omega$ $I_D \cong -1.0 A, V_{GEN} = -4.5 V,$ $R_G = 6 \Omega$	-	15	25	ns
Rise Time	$t_r$		-	45	70	
Turn-Off Delay Time	$t_{d(off)}$		-	110	165	
Fall Time	$t_f$		-	65	100	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = -1.1 A, di/dt = 100 A/\mu s$	-	30	60	

- Surface Mounted on 1" x 1" FR4 Board.
- Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .
- Guaranteed by design, not subject to production testing.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. On-Resistance vs. Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Source-Drain Diode Forward Voltage




Figure 8. On-Resistance vs. Gate-to-Source Voltage




Figure 9. Threshold Voltage




Figure 10. Single Pulse Power

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient




Figure 12. Normalized Thermal Transient Impedance, Junction-to-Foot




Figure 13.




Figure 14.

**BASIC PAD PATTERNS**

The basic pad layout with dimensions is shown in Figure 13. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 14 improves the thermal area of the drain connections (pins 1, 2, 3, 6, 7, 8) while remaining within the

confines of the basic footprint. The drain copper area is 0.0054 sq. in. (or 3.51 sq. mm). This will assist the power dissipation path away from the device (through the copper leadframe) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.



# NTMD3P03R2

## Product Preview

# Power MOSFET -3.05 Amps, -30 Volts Dual P-Channel SO-8

### Features

- High Efficiency Components in a Dual SO-8 Package
- High Density Power MOSFET with Low  $R_{DS(on)}$
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Exhibits High Speed with Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for the SO-8 Package is Provided

### Applications

- DC-DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular & Cordless Telephones

### MOSFET MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-30	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	171	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.73	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-2.34	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-1.87	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-8.0	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	100	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.25	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-3.05	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-2.44	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-12	A
Thermal Resistance – Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-3.86	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-3.1	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-15	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = -30\text{ Vdc}$ , $V_{GS} = -4.5\text{ Vdc}$ , Peak $I_L = -7.5\text{ Apk}$ , $L = 5\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	140	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Minimum FR-4 or G-10 PCB,  $t = \text{Steady State}$ .
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t = \text{steady state}$ .
3. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t \leq 10\text{ seconds}$ .
4. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.




ON Semiconductor™

<http://onsemi.com>


**-3.05 AMPERES**  
**-30 VOLTS**  
**0.085  $\Omega$  @  $V_{GS} = -10\text{ V}$**



### MARKING DIAGRAM




SO-8  
CASE 751  
STYLE 11



ED3P03 = Device Code  
L = Assembly Location  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



Top View

### ORDERING INFORMATION

Device	Package	Shipping
NTMD3P03R2	SO-8	2500/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTMD3P03R2

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (Note 5.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	-30 -	- -30	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = -24 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C) (V <sub>DS</sub> = -24 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C) (V <sub>DS</sub> = -30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C)	I <sub>DSS</sub>	- - -	- - -	-1.0 -20 -2.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	-1.0 -	-1.7 3.6	-2.5 -	Vdc
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = -10 Vdc, I <sub>D</sub> = -3.05 Adc) (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -1.5 Adc)	R <sub>DS(on)</sub>	- -	0.063 0.090	0.085 0.125	Ω
Forward Transconductance (V <sub>DS</sub> = -15 Vdc, I <sub>D</sub> = -3.05 Adc)	g <sub>FS</sub>	-	5.0	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = -24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	520	750	pF
Output Capacitance		C <sub>oss</sub>	-	170	325	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	70	135	

### SWITCHING CHARACTERISTICS (Notes 6. and 7.)

Turn-On Delay Time	(V <sub>DD</sub> = -24 Vdc, I <sub>D</sub> = -3.05 Adc, V <sub>GS</sub> = -10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	12	22	ns
Rise Time		t <sub>r</sub>	-	16	30	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	45	80	
Fall Time		t <sub>f</sub>	-	45	80	
Turn-On Delay Time	(V <sub>DD</sub> = -24 Vdc, I <sub>D</sub> = -1.5 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	16	-	ns
Rise Time		t <sub>r</sub>	-	42	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	32	-	
Fall Time		t <sub>f</sub>	-	35	-	
Total Gate Charge	(V <sub>DS</sub> = -24 Vdc, V <sub>GS</sub> = -10 Vdc, I <sub>D</sub> = -3.05 Adc)	Q <sub>tot</sub>	-	16	25	nC
Gate-Source Charge		Q <sub>gs</sub>	-	2.0	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	4.5	-	

### BODY-DRAIN DIODE RATINGS (Note 6.)

Diode Forward On-Voltage	(I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 V) (I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	-	-0.96 -0.78	-1.25 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	34	-	ns
		t <sub>a</sub>	-	18	-	
		t <sub>b</sub>	-	16	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.03	-	μC

5. Handling precautions to protect against electrostatic discharge is mandatory.
6. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
7. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. On-Resistance vs. Drain Current and Gate Voltage






Figure 6. On Resistance Variation with Temperature


# NTMD3P03R2




**Figure 7. Drain-to-Source Leakage Current vs. Voltage**




**Figure 8. Capacitance Variation**




**Figure 9. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge**



**Figure 10. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 11. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 12. Diode Forward Voltage vs. Current**

# NTMD3P03R2




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. Diode Reverse Recovery Waveform





Figure 15. FET Thermal Response

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# NTMD6N02R2

## Product Preview

# Power MOSFET

## 6.0 Amps, 20 Volts

### N-Channel Enhancement Mode

### Dual SO-8 Package

#### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Dual SO-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- SO-8 Mounting Information Provided

#### Applications

- DC-DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, Cellular and Cordless Telephones and PCMCIA Cards

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	20	V
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	20	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 12$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	6.5	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	5.5	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	20	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	102	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.22	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	5.07	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	4.07	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	16	A
Thermal Resistance – Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	172	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.73	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	3.92	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	3.14	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	12	A

1. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided),  $t < 10$  seconds.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided),  $t =$  steady state.
3. Minimum FR-4 or G-10 PCB,  $t =$  steady state.
4. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.



This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor™


<http://onsemi.com>

**6.0 AMPERES**  
**20 VOLTS**  
**35 m $\Omega$  @  $V_{GS} = 4.5\text{ V}$**



**SO-8**  
**CASE 751**  
**STYLE 11**

#### MARKING DIAGRAM & PIN ASSIGNMENT



E6N02 = Device Code  
L = Assembly Location  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
NTMD6N02R2	SO-8	2500/Tape & Reel



# NTMD6N02R2

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)

Rating	Symbol	Value	Unit
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 20 Vdc, V <sub>GS</sub> = 5.0 Vdc, Peak I <sub>L</sub> = 6.0 Apk, L = 20 mH, R <sub>G</sub> = 25 Ω)	EAS	360	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	T <sub>L</sub>	260	°C

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 5.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– 19.2	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	-100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	0.6 –	0.9 -3.0	1.2 –	Vdc mV/°C
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 6.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 4.0 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 2.0 Adc) (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 3.0 Adc)	R <sub>DS(on)</sub>	– – – –	0.028 0.028 0.033 0.035	0.035 0.043 0.048 0.049	Ω
Forward Transconductance (V <sub>DS</sub> = 12 Vdc, I <sub>D</sub> = 3.0 Adc)	g <sub>FS</sub>	–	10	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	785	1100	pF
Output Capacitance		C <sub>oss</sub>	–	260	450	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	75	180	

### SWITCHING CHARACTERISTICS (Notes 6. and 7.)

Turn-On Delay Time	(V <sub>DD</sub> = 16 Vdc, I <sub>D</sub> = 6.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	12	20	ns
Rise Time		t <sub>r</sub>	–	50	90	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	45	75	
Fall Time		t <sub>f</sub>	–	80	130	
Turn-On Delay Time	(V <sub>DD</sub> = 16 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	11	18	ns
Rise Time		t <sub>r</sub>	–	35	65	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	45	75	
Fall Time		t <sub>f</sub>	–	60	110	
Total Gate Charge	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 6.0 Adc)	Q <sub>tot</sub>	–	12	20	nC
Gate-Source Charge		Q <sub>gs</sub>	–	1.5	–	
Gate-Drain Charge		Q <sub>gd</sub>	–	4.0	–	

5. Handling precautions to protect against electrostatic discharge is mandatory

6. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.

7. Switching characteristics are independent of operating junction temperature.

# NTMD6N02R2

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted) (continued) (Note 8.)

Characteristic		Symbol	Min	Typ	Max	Unit
<b>BODY-DRAIN DIODE RATINGS</b> (Note 9.)						
Diode Forward On-Voltage	$(I_S = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^\circ\text{C})$	$V_{SD}$	-	0.83	1.1	Vdc
			-	0.88	1.2	
			-	0.75	-	
Reverse Recovery Time	$(I_S = 6.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S/dt = 100 \text{ A}/\mu\text{s})$	$t_{rr}$	-	30	-	ns
		$t_a$	-	15	-	
		$t_b$	-	15	-	
Reverse Recovery Stored Charge		$Q_{RR}$	-	0.02	-	$\mu\text{C}$

8. Handling precautions to protect against electrostatic discharge is mandatory.

9. Indicates Pulse Test: Pulse Width = 300  $\mu\text{s}$  max, Duty Cycle = 2%.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage






Figure 4. On-Resistance versus Drain Current and Gate Voltage


# NTMD6N02R2




**Figure 5. On-Resistance Variation with Temperature**




**Figure 6. Drain-To-Source Leakage Current versus Voltage**



**Figure 7. Capacitance Variation**



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

# NTMD6N02R2

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform

## TYPICAL ELECTRICAL CHARACTERISTICS





Figure 13. Thermal Response

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 14. Typical Solder Heating Profile

# NTMD6P02R2

Preferred Device

## Power MOSFET 6 Amps, 20 Volts P-Channel SO-8, Dual

### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Dual SO-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- SO-8 Mounting Information Provided

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones and PCMCIA Cards

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	-20	V
Gate-to-Source Voltage - Continuous	$V_{GS}$	$\pm 12$	V
Thermal Resistance - Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-7.8	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-5.7	A
Maximum Operating Power Dissipation	$P_D$	0.5	W
Maximum Operating Drain Current	$I_D$	-3.89	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-40	A
Thermal Resistance - Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	98	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.28	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-6.2	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-4.6	A
Maximum Operating Power Dissipation	$P_D$	0.3	W
Maximum Operating Drain Current	$I_D$	-3.01	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-35	A
Thermal Resistance - Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	166	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.75	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-4.8	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-3.5	A
Maximum Operating Power Dissipation	$P_D$	0.2	W
Maximum Operating Drain Current	$I_D$	-2.48	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-30	A




1. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided),  $t = 10$  seconds.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided),  $t =$  steady state.
3. Minimum FR-4 or G-10 PCB,  $t =$  steady state.
4. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.



ON Semiconductor™

<http://onsemi.com>

**6 AMPERES  
20 VOLTS  
 $R_{DS(on)} = 33 \text{ m}\Omega$**



### ORDERING INFORMATION

Device	Package	Shipping
NTMD6P02R2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# NTMD6P02R2

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)

Rating	Symbol	Value	Unit
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = -20 Vdc, V <sub>GS</sub> = -5.0 Vdc, Peak I <sub>L</sub> = -5.0 Apk, L = 40 mH, R <sub>G</sub> = 25 Ω)	E <sub>AS</sub>	500	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	T <sub>L</sub>	260	°C

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 5.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	-20 -	- -11.6	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = -20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C) (V <sub>DS</sub> = -20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 70°C)	I <sub>DSS</sub>	- -	- -	-1.0 -5.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	-0.6 -	-0.88 2.6	-1.20 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -6.2 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -5.0 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -3.1 Adc)	R <sub>DS(on)</sub>	- - -	0.027 0.038 0.038	0.033 0.050 -	Ω
Forward Transconductance (V <sub>DS</sub> = -10 Vdc, I <sub>D</sub> = -6.2 Adc)	g <sub>FS</sub>	-	15	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	1380	1700	pF
Output Capacitance		C <sub>oss</sub>	-	515	775	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	250	450	

### SWITCHING CHARACTERISTICS (Notes 6. and 7.)

Turn-On Delay Time	(V <sub>DD</sub> = -10 Vdc, I <sub>D</sub> = -1.0 Adc, V <sub>GS</sub> = -10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	15	25	ns
Rise Time		t <sub>r</sub>	-	20	50	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	85	125	
Fall Time		t <sub>f</sub>	-	50	110	
Turn-On Delay Time	(V <sub>DD</sub> = -16 Vdc, I <sub>D</sub> = -6.2 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	17	-	ns
Rise Time		t <sub>r</sub>	-	65	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	50	-	
Fall Time		t <sub>f</sub>	-	80	-	
Total Gate Charge	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -6.2 Adc)	Q <sub>tot</sub>	-	20	35	nC
Gate-Source Charge		Q <sub>gs</sub>	-	4.0	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	8.0	-	

5. Handling precautions to protect against electrostatic discharge is mandatory.

6. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.

7. Switching characteristics are independent of operating junction temperature.



# NTMD6P02R2

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted) (continued) (Note 8.)

Characteristic		Symbol	Min	Typ	Max	Unit
<b>BODY-DRAIN DIODE RATINGS</b> (Note 9..)						
Diode Forward On-Voltage	( $I_S = -1.7\text{ A dc}$ , $V_{GS} = 0\text{ Vdc}$ ) ( $I_S = -1.7\text{ A dc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 125^\circ\text{C}$ )	$V_{SD}$	-	-0.80 -0.65	-1.2 -	Vdc
Diode Forward On-Voltage	( $I_S = -6.2\text{ A dc}$ , $V_{GS} = 0\text{ Vdc}$ ) ( $I_S = -6.2\text{ A dc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 125^\circ\text{C}$ )	$V_{SD}$	-	-0.95 -0.80	- -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -1.7 A dc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	50	80	ns
		t <sub>a</sub>	-	20	-	
		t <sub>r</sub>	-	30	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.04	-	μC

8. Handling precautions to protect against electrostatic discharge is mandatory.

9. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage






Figure 4. On-Resistance versus Drain Current and Gate Voltage


# NTMD6P02R2




**Figure 5. On-Resistance Variation with Temperature**




**Figure 6. Drain-To-Source Leakage Current versus Voltage**




**Figure 7. Capacitance Variation**



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**



**Figure 10. Resistive Switching Time Variation versus Gate Resistance**

# NTMD6P02R2

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 11. Diode Forward Voltage versus Current




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Diode Reverse Recovery Waveform

## TYPICAL ELECTRICAL CHARACTERISTICS





Figure 14. Thermal Response

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile

# NTMD7C02

## Power MOSFET 9.5 Amps, 20 Volts (N-Ch) 4 Amps, 20 Volts (P-Ch) Complementary SO-8

**MAXIMUM RATINGS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Rating	Symbol	N	P	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	-20	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 12$	Vdc
Drain Current – Continuous (Note 1.)	$I_D$	7.0	4.5	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$
Thermal Resistance (Note 2.) – Junction-to-Ambient	$R_{\theta JA}$	50	50	$^\circ\text{C/W}$



1. Mounted on 1" square FR-4 board.
2. Mounted on 1" square FR-4 board,  $t \leq 10$  seconds.




ON Semiconductor™

<http://onsemi.com>

**9.5 AMPERES, 20 VOLTS**  
 **$R_{DS(on)} = 24 \text{ m}\Omega$  (N-Channel)**  
**4 AMPERES, 20 VOLTS**  
 **$R_{DS(on)} = 108 \text{ m}\Omega$  (P-Channel)**




### MARKING DIAGRAM



SO-8  
CASE 751  
STYLE 20

NTMDC02 = Device Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
NTMD7C02R2	SO-8	2500 Units/Rail

# NTMD7C02

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Polarity	Min	Typ	Max	Unit
----------------	--------	----------	-----	-----	-----	------

### OFF CHARACTERISTICS

Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	(N) (P)	– –	– –	1.0 1.0	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = 20 Vdc, V <sub>DS</sub> = 0 Vdc) (V <sub>GS</sub> = 12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	(N) (P)	– –	– –	100 100	nAdc

### ON CHARACTERISTICS (Note 3.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	(N) (P)	1.0 0.6	– –	– –	Vdc
Static Drain–to–Source On–State Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 7.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 4.5 Adc) (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 3.5 Adc)	R <sub>DS(on)</sub>	(N) (P) (P)	– – –	19 63 94	24 74 108	mOhms

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	(N) (P)	– –	1470 500	1750 570	pF
Output Capacitance		C <sub>oss</sub>	(N) (P)	– –	660 190	770 220	
Transfer Capacitance		C <sub>rss</sub>	(N) (P)	– –	189 58	260 80	

### SWITCHING CHARACTERISTICS

Turn–On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	(N) (P)	– –	22 12	30 20	ns
Rise Time		t <sub>r</sub>	(N) (P)	– –	38 22	50 30	
Turn–Off Delay Time		t <sub>d(off)</sub>	(N) (P)	– –	38 36	50 50	
Fall Time		t <sub>f</sub>	(N) (P)	– –	31 24	45 35	
Gate Charge	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 4.5 Adc, V <sub>GS</sub> = 4.5 Vdc)	Q <sub>T</sub>	(N) (P)	– –	16 7.0	20 9.0	nC
		Q <sub>gs</sub>	(N) (P)	– –	4.5 0.6	6.0 1.0	
		Q <sub>gd</sub>	(N) (P)	– –	7.0 1.7	9.0 2.5	

### SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 3.)	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C)	V <sub>SD</sub>	(N) (P)	– –	730 840	760 870	Vdc
Reverse Recovery Time	(I <sub>F</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, di/dt = 100 A/μs)	t <sub>rr</sub>	(N) (P)	– –	104 24	160 36	ns
		t <sub>a</sub>	(N) (P)	– –	18 13.5	28 22	
		t <sub>b</sub>	(N) (P)	– –	85 11	140 20	
Reverse Recovery Stored Charge		Q <sub>rr</sub>	(N) (P)	– –	0.082 0.018	0.12 0.028	μC

3. Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.

# NTMS10P02R2

## Product Preview

# Power MOSFET -10 Amps, -20 Volts P-Channel Enhancement-Mode Single SO-8 Package

### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature SO-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- SO-8 Mounting Information Provided

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones and PCMCIA Cards

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	-20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 12$	Vdc
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.5	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-10	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-8.0	A
Maximum Operating Power Dissipation	$P_D$	0.6	W
Maximum Operating Drain Current	$I_D$	-5.5	A
Pulsed Drain Current (Note 3.)	$I_{DM}$	-50	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	80	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.6	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-8.8	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-6.4	A
Maximum Operating Power Dissipation	$P_D$	0.4	W
Maximum Operating Drain Current	$I_D$	-4.5	A
Pulsed Drain Current (Note 3.)	$I_{DM}$	-44	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = -20\text{ Vdc}$ , $V_{GS} = -4.5\text{ Vdc}$ , Peak $I_L = 5.0\text{ Apk}$ , $L = 40\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	500	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. Mounted onto a 2" square FR-4 Board (1" sq. Cu 0.06" thick single sided),  $t = 10$  seconds.
2. Mounted onto a 2" square FR-4 Board (1" sq. Cu 0.06" thick single sided),  $t =$  steady state.
3. Pulse Test: Pulse Width < 300  $\mu\text{s}$ , Duty Cycle < 2%.



This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor™


<http://onsemi.com>

**-10 AMPERES  
-20 VOLTS  
14 m $\Omega$  @  $V_{GS} = -4.5\text{ V}$**



**SO-8  
CASE 751  
STYLE 12**

### MARKING DIAGRAM & PIN ASSIGNMENT



Top View

E10P02 = Device Code  
L = Assembly Location  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
NTMS10P02R2	SO-8	2500/Tape & Reel



# NTMS10P02R2

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 4.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	-20 -	- -12.1	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = -20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C) (V <sub>DS</sub> = -20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 70°C)	I <sub>DSS</sub>	- -	- -	-1.0 -5.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	-0.6 -	-0.88 2.8	-1.20 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -10 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -8.8 Adc)	R <sub>DS(on)</sub>	- -	0.012 0.017	0.014 0.020	Ω
Forward Transconductance (V <sub>DS</sub> = -10 Vdc, I <sub>D</sub> = -10 Adc)	g <sub>FS</sub>	-	30	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	3100	3640	pF
Output Capacitance		C <sub>OSS</sub>	-	1100	1670	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	475	1010	

### SWITCHING CHARACTERISTICS (Notes 5. & 6.)

Turn-On Delay Time	(V <sub>DD</sub> = -10 Vdc, I <sub>D</sub> = -1.0 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	25	35	ns
Rise Time		t <sub>r</sub>	-	40	65	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	110	190	
Fall Time		t <sub>f</sub>	-	110	190	
Turn-On Delay Time	(V <sub>DD</sub> = -10 Vdc, I <sub>D</sub> = -10 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	25	-	ns
Rise Time		t <sub>r</sub>	-	100	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	100	-	
Fall Time		t <sub>f</sub>	-	125	-	
Total Gate Charge	(V <sub>DS</sub> = -10 Vdc, V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -10 Adc)	Q <sub>tot</sub>	-	48	70	nC
Gate-Source Charge		Q <sub>gs</sub>	-	6.5	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	17	-	

### BODY-DRAIN DIODE RATINGS (Note 5.)

Diode Forward On-Voltage	(I <sub>S</sub> = -2.1 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = -2.1 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	- -	-0.72 -0.60	-1.2 -	Vdc
Diode Forward On-Voltage	(I <sub>S</sub> = -10 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = -10 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	- -	-0.90 -0.75	- -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -2.1 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	65	100	ns
		t <sub>a</sub>	-	25	-	
		t <sub>b</sub>	-	40	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.075	-	μC

4. Handling precautions to protect against electrostatic discharge is mandatory.
5. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
6. Switching characteristics are independent of operating junction temperature.

# NTMS10P02R2




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-To-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

# NTMS10P02R2




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Resistive Switching Time Variation versus Gate Resistance

# NTMS10P02R2

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 11. Diode Forward Voltage versus Current




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Diode Reverse Recovery Waveform

## TYPICAL ELECTRICAL CHARACTERISTICS





Figure 14. Thermal Response

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile

# NTMS3P03R2

## Product Preview

### Power MOSFET -3.05 Amps, -30 Volts P-Channel SO-8

#### Features

- High Efficiency Components in a Single SO-8 Package
- High Density Power MOSFET with Low  $R_{DS(on)}$
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Exhibits High Speed with Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for the SO-8 Package is Provided

#### Applications

- DC-DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular & Cordless Telephones

#### MOSFET MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-30	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	171	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.73	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-2.34	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-1.87	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-8.0	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	100	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.25	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-3.05	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-2.44	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-12	A
Thermal Resistance – Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-3.86	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-3.1	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-15	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = -30\text{ Vdc}$ , $V_{GS} = -4.5\text{ Vdc}$ , Peak $I_L = -7.5\text{ Apk}$ , $L = 5\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	140	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Minimum FR-4 or G-10 PCB,  $t = \text{Steady State}$ .
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t = \text{steady state}$ .
3. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t \leq 10\text{ seconds}$ .
4. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.




ON Semiconductor™

<http://onsemi.com>

**-3.05 AMPERES**  
**-30 VOLTS**  
**0.085  $\Omega$  @  $V_{GS} = -10\text{ V}$**




#### MARKING DIAGRAM



E3P03 = Device Code  
L = Assembly Location  
Y = Year  
WW = Work Week

#### PIN ASSIGNMENT



Top View

#### ORDERING INFORMATION

Device	Package	Shipping
NTMS3P03R2	SO-8	2500/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTMS3P03R2

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (Note 5.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	-30 -	- -30	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = -30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C) (V <sub>DS</sub> = -30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	- -	- -	-1.0 -10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	-1.0 -	-1.7 3.6	-2.5 -	Vdc
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = -10 Vdc, I <sub>D</sub> = -3.05 Adc) (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -1.5 Adc)	R <sub>DS(on)</sub>	- -	0.063 0.090	0.085 0.115	Ω
Forward Transconductance (V <sub>DS</sub> = -15 Vdc, I <sub>D</sub> = -3.05 Adc)	g <sub>FS</sub>	-	5.0	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = -24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	520	750	pF
Output Capacitance		C <sub>oss</sub>	-	170	325	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	70	135	

### SWITCHING CHARACTERISTICS (Notes 6. & 7.)

Turn-On Delay Time	(V <sub>DD</sub> = -24 Vdc, I <sub>D</sub> = -3.05 Adc, V <sub>GS</sub> = -10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	12	22	ns
Rise Time		t <sub>r</sub>	-	16	30	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	45	80	
Fall Time		t <sub>f</sub>	-	45	80	
Turn-On Delay Time	(V <sub>DD</sub> = -24 Vdc, I <sub>D</sub> = -1.5 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	16	-	ns
Rise Time		t <sub>r</sub>	-	42	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	32	-	
Fall Time		t <sub>f</sub>	-	35	-	
Total Gate Charge	(V <sub>DS</sub> = -24 Vdc, V <sub>GS</sub> = -10 Vdc, I <sub>D</sub> = -3.05 Adc)	Q <sub>tot</sub>	-	16	25	nC
Gate-Source Charge		Q <sub>gs</sub>	-	2.0	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	4.5	-	

### BODY-DRAIN DIODE RATINGS (Note 6.)

Diode Forward On-Voltage	(I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 V) (I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	-	-0.96 -0.78	-1.25 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	34	-	ns
		t <sub>a</sub>	-	18	-	
		t <sub>b</sub>	-	16	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.03	-	μC

5. Handling precautions to protect against electrostatic discharge is mandatory.
6. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
7. Switching characteristics are independent of operating junction temperature.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. On-Resistance vs. Drain Current and Gate Voltage






Figure 6. On Resistance Variation with Temperature


# NTMS3P03R2




**Figure 7. Drain-to-Source Leakage Current vs. Voltage**




**Figure 8. Capacitance Variation**




**Figure 9. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge**



**Figure 10. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 11. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 12. Diode Forward Voltage vs. Current**

# NTMS3P03R2




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. Diode Reverse Recovery Waveform





Figure 15. FET Thermal Response

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# NTMS4N01R2

## Power MOSFET 4.2 Amps, 20 Volts N-Channel Enhancement-Mode Single SO-8 Package

### Features

- High Density Power MOSFET with Ultra Low  $R_{DS(on)}$  Providing Higher Efficiency
- Miniature SO-8 Surface Mount Package Saving Board Space; Mounting Information for the SO-8 Package is Provided
- $I_{DSS}$  Specified at Elevated Temperature
- Drain-to-Source Avalanche Energy Specified
- Diode Exhibits High Speed, Soft Recovery

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular & Cordless Telephones

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	V
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ m}\Omega$ )	$V_{DGR}$	20	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 10$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.5	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	5.9	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	4.7	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	25	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	100	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.25	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	4.2	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	3.3	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	20	A
Thermal Resistance – Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	162	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.77	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	3.3	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	2.6	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	15	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L$ $= 7.5\text{ Apk}$ , $L = 6\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	169	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t \leq 10$  seconds.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t =$  steady state.
3. Minimum FR-4 or G-10 PCB,  $t =$  Steady State.
4. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.





ON Semiconductor™

<http://onsemi.com>


**4.2 AMPERES  
20 VOLTS  
0.045  $\Omega$  @  $V_{GS} = 4.5\text{ V}$**

### Single N-Channel



**SO-8  
CASE 751  
STYLE 13**

### MARKING DIAGRAM & PIN ASSIGNMENT



Top View

E4N01 = Device Code  
L = Assembly Location  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
NTMS4N01R2	SO-8	2500/Tape & Reel

# NTMS4N01R2

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 5.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– 20	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 12 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C) (V <sub>DS</sub> = 12 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C)	I <sub>DSS</sub>	– – –	– – 0.2	1.0 10 –	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +10 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = –10 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	–100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	0.6 –	0.95 –3.0	1.2 –	Vdc mV/°C
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 4.2 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 2.1 Adc) (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 2.0 Adc)	R <sub>DS(on)</sub>	– – –	0.030 0.035 0.037	0.04 0.05 –	Ω
Forward Transconductance (V <sub>DS</sub> = 2.5 Vdc, I <sub>D</sub> = 2.0 Adc)	g <sub>FS</sub>	–	10	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	870	1200	pF
Output Capacitance		C <sub>oss</sub>	–	260	400	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	60	100	

### SWITCHING CHARACTERISTICS (Notes 6. & 7.)


Turn-On Delay Time	(V <sub>DD</sub> = 12 Vdc, I <sub>D</sub> = 4.2 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 2.3 Ω)	t <sub>d(on)</sub>	–	13	25	ns
Rise Time		t <sub>r</sub>	–	35	65	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	45	75	
Fall Time		t <sub>f</sub>	–	50	90	
Total Gate Charge	(V <sub>DS</sub> = 12 Vdc, V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 4.2 Adc)	Q <sub>tot</sub>	–	11	16	nC
Gate-Source Charge		Q <sub>gs</sub>	–	2.0	–	
Gate-Drain Charge		Q <sub>gd</sub>	–	3.0	–	

### BODY-DRAIN DIODE RATINGS (Note 6.)


Diode Forward On-Voltage	(I <sub>S</sub> = 4.2 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 4.2 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.85 0.70	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 4.2 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	20	–	ns
		t <sub>a</sub>	–	12	–	
		t <sub>b</sub>	–	8.0	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.01	–	μC

5. Handling precautions to protect against electrostatic discharge is mandatory.
6. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
7. Switching characteristics are independent of operating junction temperature.


# NTMS4N01R2




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance versus Gate-to-Source Voltage**



**Figure 4. On-Resistance versus Drain Current and Gate Voltage**




**Figure 5. On-Resistance Variation with Temperature**




**Figure 6. Drain-to-Source Leakage Current versus Voltage**




# NTMS4N01R2




**Figure 7. Capacitance Variation**



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**



**Figure 10. Resistive Switching Time Variation versus Gate Resistance**

# NTMS4N01R2

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 11. Diode Forward Voltage versus Current




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Diode Reverse Recovery Waveform

## TYPICAL ELECTRICAL CHARACTERISTICS





Figure 14. Thermal Response

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile

# NTMS4P01R2

## Product Preview

### Power MOSFET -4.5 Amps, -12 Volts P-Channel Enhancement-Mode Single SO-8 Package

#### Features

- High Density Power MOSFET with Ultra Low  $R_{DS(on)}$  Providing Higher Efficiency
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Exhibits High Speed with Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Drain-to-Source Avalanche Energy Specified
- Mounting Information for the SO-8 Package is Provided

#### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular & Cordless Telephones

#### MAXIMUM RATINGS

Please See the Table on the Following Page





ON Semiconductor™


<http://onsemi.com>

**-4.5 AMPERES**  
**-12 VOLTS**  
**0.045 Ω @ V<sub>GS</sub> = -4.5 V**

#### Single P-Channel



#### MARKING DIAGRAM & PIN ASSIGNMENT



Top View

E4P01 = Device Code  
L = Assembly Location  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
NTMS4P01R2	SO-8	2500/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

## NTMS4P01R2

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-12	V
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ m}\Omega$ )	$V_{DGR}$	-12	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 10$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.5	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-6.04	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-4.82	A
Maximum Operating Power Dissipation	$P_D$	1.2	W
Maximum Operating Drain Current	$I_D$	-4.18	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-20	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	85	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.47	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-4.50	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-3.65	A
Maximum Operating Power Dissipation	$P_D$	0.7	W
Maximum Operating Drain Current	$I_D$	-3.20	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-15	A
Thermal Resistance – Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	159	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.79	W
Continuous Drain Current @ $25^\circ\text{C}$	$I_D$	-3.40	A
Continuous Drain Current @ $70^\circ\text{C}$	$I_D$	-2.72	A
Maximum Operating Power Dissipation	$P_D$	0.38	W
Maximum Operating Drain Current	$I_D$	-2.32	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-12	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = -12\text{ Vdc}$ , $V_{GS} = -5.0\text{ Vdc}$ , Peak $I_L = -8.0\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	320	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t \leq 10$  seconds.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t =$  steady state.
3. Minimum FR-4 or G-10 PCB,  $t =$  Steady State.
4. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

# NTMS4P01R2

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 5.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	-12 -	- -15	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = -12 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C) (V <sub>DS</sub> = -12 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	- -	- -	-1.0 -10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -10 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +10 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	-0.65 -	-0.9 2.9	-1.15 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -4.5 Adc) (V <sub>GS</sub> = -2.7 Vdc, I <sub>D</sub> = -2.25 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -2.25 Adc)	R <sub>DS(on)</sub>	- - -	0.030 0.040 0.045	0.045 0.055 -	Ω
Forward Transconductance (V <sub>DS</sub> = -2.5 Vdc, I <sub>D</sub> = -2.25 Adc)	g <sub>FS</sub>	-	10	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = -9.6 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	1435	1850	pF
Output Capacitance		C <sub>oss</sub>	-	635	1000	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	210	400	

### SWITCHING CHARACTERISTICS (Notes 6. & 7.)

Turn-On Delay Time	(V <sub>DD</sub> = -12 Vdc, I <sub>D</sub> = -4.5 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	20	35	ns
Rise Time		t <sub>r</sub>	-	60	100	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	65	100	
Fall Time		t <sub>f</sub>	-	75	125	
Total Gate Charge	(V <sub>DS</sub> = -9.6 Vdc, V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -4.5 Adc)	Q <sub>tot</sub>	-	20	35	nC
Gate-Source Charge		Q <sub>gs</sub>	-	4.0	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	7.0	-	

### BODY-DRAIN DIODE RATINGS (Note 6.)

Diode Forward On-Voltage	(I <sub>S</sub> = -4.5 Adc, V <sub>GS</sub> = 0 V) (I <sub>S</sub> = -4.5 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	- -	-0.9 -0.7	-1.25 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -4.5 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	38	-	ns
		t <sub>a</sub>	-	20	-	
		t <sub>b</sub>	-	18	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.03	-	μC

5. Handling precautions to protect against electrostatic discharge is mandatory.
6. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
7. Switching characteristics are independent of operating junction temperature.

# NTMS4P01R2




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-To-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage



# NTMS4P01R2




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform

# NTMS4P01R2

## TYPICAL ELECTRICAL CHARACTERISTICS





Figure 13. Thermal Response

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be  $100^{\circ}\text{C}$  or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of  $10^{\circ}\text{C}$ .

- The soldering temperature and time shall not exceed  $260^{\circ}\text{C}$  for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be  $5^{\circ}\text{C}$  or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 14. Typical Solder Heating Profile

# NTMS5P02R2

## Product Preview

### Power MOSFET -5.4 Amps, -20 Volts P-Channel Enhancement-Mode Single SO-8 Package

#### Features

- High Density Power MOSFET with Ultra Low  $R_{DS(on)}$  Providing Higher Efficiency
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Exhibits High Speed with Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Drain-to-Source Avalanche Energy Specified
- Mounting Information for the SO-8 Package is Provided

#### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular & Cordless Telephones

#### MAXIMUM RATINGS

Please See the Table on the Following Page





ON Semiconductor™

<http://onsemi.com>


**-5.4 AMPERES**  
**-20 VOLTS**  
**0.033 Ω @  $V_{GS} = -4.5 V$**

#### Single P-Channel



1  
**SO-8**  
**CASE 751**  
**STYLE 13**

#### MARKING DIAGRAM & PIN ASSIGNMENT



Top View

E5P02 = Device Code  
L = Assembly Location  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
NTMS5P02R2	SO-8	2500/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

## NTMS5P02R2

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	-20	V
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 mΩ)	V <sub>DGR</sub>	-20	V
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	±10	V
Thermal Resistance – Junction-to-Ambient (Note 1)	R <sub>θJA</sub>	50	°C/W
Total Power Dissipation @ T <sub>A</sub> = 25°C	P <sub>D</sub>	2.5	W
Continuous Drain Current @ 25°C	I <sub>D</sub>	-7.05	A
Continuous Drain Current @ 70°C	I <sub>D</sub>	-5.62	A
Maximum Operating Power Dissipation	P <sub>D</sub>	1.2	W
Maximum Operating Drain Current	I <sub>D</sub>	-4.85	A
Pulsed Drain Current (Note 4.)	I <sub>DM</sub>	-28	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	R <sub>θJA</sub>	85	°C/W
Total Power Dissipation @ T <sub>A</sub> = 25°C	P <sub>D</sub>	1.47	W
Continuous Drain Current @ 25°C	I <sub>D</sub>	-5.40	A
Continuous Drain Current @ 70°C	I <sub>D</sub>	-4.30	A
Maximum Operating Power Dissipation	P <sub>D</sub>	0.7	W
Maximum Operating Drain Current	I <sub>D</sub>	-3.72	A
Pulsed Drain Current (Note 4.)	I <sub>DM</sub>	-20	A
Thermal Resistance – Junction-to-Ambient (Note 3.)	R <sub>θJA</sub>	159	°C/W
Total Power Dissipation @ T <sub>A</sub> = 25°C	P <sub>D</sub>	0.79	W
Continuous Drain Current @ 25°C	I <sub>D</sub>	-3.95	A
Continuous Drain Current @ 70°C	I <sub>D</sub>	-3.15	A
Maximum Operating Power Dissipation	P <sub>D</sub>	0.38	W
Maximum Operating Drain Current	I <sub>D</sub>	-2.75	A
Pulsed Drain Current (Note 4.)	I <sub>DM</sub>	-12	A
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = -20 Vdc, V <sub>GS</sub> = -5.0 Vdc, Peak I <sub>L</sub> = -8.5 Apk, L = 10 mH, R <sub>G</sub> = 25 Ω)	E <sub>AS</sub>	360	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T <sub>L</sub>	260	°C

1. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), t ≤ 10 seconds.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), t = steady state.
3. Minimum FR-4 or G-10 PCB, t = Steady State.
4. Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.

# NTMS5P02R2

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 5.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	-20 -	- -15	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C) (V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C) (V <sub>DS</sub> = -20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 25°C)	I <sub>DSS</sub>	- - -	- - -0.2	-1.0 -10 -	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -10 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +10 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	-0.65 -	-0.9 2.9	-1.25 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -5.4 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -2.7 Adc)	R <sub>DS(on)</sub>	- -	0.026 0.037	0.033 0.048	Ω
Forward Transconductance (V <sub>DS</sub> = -9.0 Vdc, I <sub>D</sub> = -5.4 Adc)	g <sub>FS</sub>	-	15	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	1375	1900	pF
Output Capacitance		C <sub>oss</sub>	-	510	900	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	200	380	

### SWITCHING CHARACTERISTICS (Notes 6. & 7.)

Turn-On Delay Time	(V <sub>DD</sub> = -16 Vdc, I <sub>D</sub> = -1.0 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	18	35	ns
Rise Time		t <sub>r</sub>	-	25	50	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	70	125	
Fall Time		t <sub>f</sub>	-	55	100	
Turn-On Delay Time	(V <sub>DD</sub> = -16 Vdc, I <sub>D</sub> = -5.4 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	22	-	ns
Rise Time		t <sub>r</sub>	-	70	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	65	-	
Fall Time		t <sub>f</sub>	-	90	-	
Total Gate Charge	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -5.4 Adc)	Q <sub>tot</sub>	-	20	35	nC
Gate-Source Charge		Q <sub>gs</sub>	-	4.0	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	7.0	-	

### BODY-DRAIN DIODE RATINGS (Note 6.)

Diode Forward On-Voltage	(I <sub>S</sub> = -5.4 Adc, V <sub>GS</sub> = 0 V) (I <sub>S</sub> = -5.4 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	- -	-0.95 -0.72	-1.25 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -5.4 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	40	75	ns
		t <sub>a</sub>	-	20	-	
		t <sub>b</sub>	-	20	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.03	-	μC

5. Handling precautions to protect against electrostatic discharge is mandatory.
6. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
7. Switching characteristics are independent of operating junction temperature.

# NTMS5P02R2




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

# NTMS5P02R2




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform



TYPICAL ELECTRICAL CHARACTERISTICS





Figure 13. Thermal Response

INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 14. Typical Solder Heating Profile

# NTMSD2P102LR2

## Product Preview

### FETKY™

## Power MOSFET and Schottky Diode Dual SO-8 Package

### Features

- High Efficiency Components in a Single SO-8 Package
- High Density Power MOSFET with Low  $R_{DS(on)}$ , Schottky Diode with Low  $V_F$
- Logic Level Gate Drive
- Independent Pin-Outs for MOSFET and Schottky Die Allowing for Flexibility in Application Use
- Less Component Placement for Board Space Savings
- SO-8 Surface Mount Package, Mounting Information for SO-8 Package Provided

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones

### MOSFET MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-20	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 10$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	175	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.71	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-2.3	A
Continuous Drain Current @ $T_A = 100^\circ\text{C}$	$I_D$	-1.45	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-9.0	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	105	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.19	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-2.97	A
Continuous Drain Current @ $T_A = 100^\circ\text{C}$	$I_D$	-1.88	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-12	A
Thermal Resistance – Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-3.85	A
Continuous Drain Current @ $T_A = 100^\circ\text{C}$	$I_D$	-2.43	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-15	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = -20\text{ Vdc}$ , $V_{GS} = -4.5\text{ Vdc}$ , Peak $I_L = -5.0\text{ Apk}$ , $L = 28\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	350	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. Minimum FR-4 or G-10 PCB, Steady State.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Steady State.
3. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t \leq 10$  seconds.
4. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




ON Semiconductor™


<http://onsemi.com>

**MOSFET**  
**-2.3 AMPERES**  
**-20 VOLTS**  
**90 m $\Omega$  @  $V_{GS} = -4.5\text{ V}$**


**SCHOTTKY DIODE**  
**2.0 AMPERES**  
**20 VOLTS**  
**580 mV @  $I_F = 2.0\text{ A}$**



SO-8  
CASE 751  
STYLE 18



### MARKING DIAGRAM & PIN ASSIGNMENTS



E2P102 = Device Code  
 L = Assembly Location  
 Y = Year  
 WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
NTMSD2P102LR2	SO-8	2500/Tape & Reel

# NTMSD2P102LR2

## SCHOTTKY MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Reverse Voltage DC Blocking Voltage	$V_{RRM}$ $V_R$	20	V
Average Forward Current (Note 5.) (Rated $V_R$ , $T_A = 100^\circ\text{C}$ )	$I_O$	1.0	A
Peak Repetitive Forward Current (Note 5.) (Rated $V_R$ , Square Wave, 20 kHz, $T_A = 105^\circ\text{C}$ )	$I_{FRM}$	2.0	A
Non-Repetitive Peak Surge Current (Note 5.) (Surge Applied at Rated Load Conditions, Half-Wave, Single Phase, 60 Hz)	$I_{FSM}$	20	A

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 6.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage ( $V_{GS} = 0$ Vdc, $I_D = -250$ $\mu\text{Adc}$ ) Temperature Coefficient (Positive)	$V_{(BR)DSS}$	-20 -	- -12.7	- -	Vdc mV/ $^\circ\text{C}$
Zero Gate Voltage Drain Current ( $V_{DS} = -16$ Vdc, $V_{GS} = 0$ Vdc, $T_J = 25^\circ\text{C}$ ) ( $V_{DS} = -16$ Vdc, $V_{GS} = 0$ Vdc, $T_J = 125^\circ\text{C}$ )	$I_{DSS}$	- -	- -	-1.0 -25	$\mu\text{Adc}$
Zero Gate Voltage Drain Current ( $V_{GS} = 0$ Vdc, $V_{DS} = -20$ Vdc, $T_J = 25^\circ\text{C}$ )	$I_{DSS}$	-	-	-2.0	$\mu\text{Adc}$
Gate-Body Leakage Current ( $V_{GS} = -10$ Vdc, $V_{DS} = 0$ Vdc)	$I_{GSS}$	-	-	-100	nAdc
Gate-Body Leakage Current ( $V_{GS} = +10$ Vdc, $V_{DS} = 0$ Vdc)	$I_{GSS}$	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = -250$ $\mu\text{Adc}$ ) Temperature Coefficient (Negative)	$V_{GS(th)}$	-0.5 -	-0.90 2.5	-1.5 -	Vdc mV/ $^\circ\text{C}$
Static Drain-to-Source On-State Resistance ( $V_{GS} = -4.5$ Vdc, $I_D = -2.4$ Adc) ( $V_{GS} = -2.7$ Vdc, $I_D = -1.2$ Adc) ( $V_{GS} = -2.5$ Vdc, $I_D = -1.2$ Adc)	$R_{DS(on)}$	- - -	0.070 0.100 0.110	0.090 0.130 0.150	$\Omega$
Forward Transconductance ( $V_{DS} = -10$ Vdc, $I_D = -1.2$ Adc)	$g_{FS}$	-	4.2	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = -16$ Vdc, $V_{GS} = 0$ Vdc, $f = 1.0$ MHz)	$C_{iss}$	-	550	750	pF
Output Capacitance		$C_{oss}$	-	200	300	
Reverse Transfer Capacitance		$C_{rss}$	-	100	175	

5. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t \leq 10$  seconds.

6. Handling precautions to protect against electrostatic discharge is mandatory.

## NTMSD2P102LR2

### ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (continued) (Note 7.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

#### SWITCHING CHARACTERISTICS (Notes 8. & 9.)

Turn-On Delay Time	$(V_{DD} = -10 \text{ Vdc}, I_D = -2.4 \text{ Adc},$ $V_{GS} = -4.5 \text{ Vdc},$ $R_G = 6.0 \Omega)$	$t_{d(on)}$	–	10	20	ns
Rise Time		$t_r$	–	35	65	
Turn-Off Delay Time		$t_{d(off)}$	–	33	60	
Fall Time		$t_f$	–	29	55	
Turn-On Delay Time	$(V_{DD} = -10 \text{ Vdc}, I_D = -1.2 \text{ Adc},$ $V_{GS} = -2.7 \text{ Vdc},$ $R_G = 6.0 \Omega)$	$t_{d(on)}$	–	15	–	ns
Rise Time		$t_r$	–	40	–	
Turn-Off Delay Time		$t_{d(off)}$	–	35	–	
Fall Time		$t_f$	–	35	–	
Total Gate Charge	$(V_{DS} = -16 \text{ Vdc},$ $V_{GS} = -4.5 \text{ Vdc},$ $I_D = -2.4 \text{ Adc})$	$Q_{tot}$	–	10	18	nC
Gate-Source Charge		$Q_{gs}$	–	1.5	–	
Gate-Drain Charge		$Q_{gd}$	–	5.0	–	

#### BODY-DRAIN DIODE RATINGS (Note 8.)

Diode Forward On-Voltage	$(I_S = -2.4 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = -2.4 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^\circ\text{C})$	$V_{SD}$	–	–0.88 –0.75	–1.0 –	Vdc
Reverse Recovery Time	$(I_S = -2.4 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S/dt = 100 \text{ A}/\mu\text{s})$	$t_{rr}$	–	37	–	ns
		$t_a$	–	16	–	
		$t_b$	–	21	–	
Reverse Recovery Stored Charge		$Q_{RR}$	–	0.025	–	$\mu\text{C}$

#### SCHOTTKY RECTIFIER ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 8.)

Maximum Instantaneous Forward Voltage	$I_F = 1.0 \text{ Adc}$ $I_F = 2.0 \text{ Adc}$	$V_F$	$T_J = 25^\circ\text{C}$	$T_J = 125^\circ\text{C}$	Volts
			0.47 0.58	0.39 0.53	
Maximum Instantaneous Reverse Current	$V_R = 20 \text{ Vdc}$	$I_R$	$T_J = 25^\circ\text{C}$	$T_J = 125^\circ\text{C}$	mA
			0.05	10	
Maximum Voltage Rate of Change	$V_R = 20 \text{ Vdc}$	$dV/dt$	10,000		$\text{V}/\mu\text{s}$

7. Handling precautions to protect against electrostatic discharge is mandatory.
8. Indicates Pulse Test: Pulse Width = 300  $\mu\text{s}$  max, Duty Cycle = 2%.
9. Switching characteristics are independent of operating junction temperature.

# NTMSD2P102LR2




Figure 1. On-Region Characteristics.




Figure 2. Transfer Characteristics.




Figure 3. On-Resistance vs. Gate-to-Source Voltage.




Figure 4. On-Resistance vs. Drain Current and Gate Voltage.




Figure 5. On-Resistance Variation with Temperature.




Figure 6. Drain-to-Source Leakage Current vs. Voltage.

# NTMSD2P102LR2









Figure 12. Diode Reverse Recovery Waveform

# NTMSD2P102LR2




Figure 13. FET Thermal Response

## TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




Figure 14. Typical Forward Voltage




Figure 15. Maximum Forward Voltage



# NTMSD2P102LR2

## TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




Figure 16. Typical Reverse Current




Figure 17. Maximum Reverse Current




Figure 18. Typical Capacitance




Figure 19. Current Derating




Figure 20. Forward Power Dissipation

# NTMSD2P102LR2

## TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS





Figure 21. Schotky Thermal Response

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 22 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 22. Typical Solder Heating Profile

# NTMSD3P102R2

## Product Preview

### FETKY™

## P-Channel Enhancement-Mode Power MOSFET and Schottky Diode Dual SO-8 Package

### Features

- High Efficiency Components in a Single SO-8 Package
- High Density Power MOSFET with Low  $R_{DS(on)}$ , Schottky Diode with Low  $V_F$
- Independent Pin-Outs for MOSFET and Schottky Die Allowing for Flexibility in Application Use
- Less Component Placement for Board Space Savings
- SO-8 Surface Mount Package, Mounting Information for SO-8 Package Provided

### Applications

- DC-DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones

### MOSFET MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-20	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	171	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.73	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-2.34	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-1.87	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-8.0	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	100	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.25	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-3.05	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-2.44	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-12	A
Thermal Resistance – Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-3.86	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-3.10	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-15	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = -20\text{ Vdc}$ , $V_{GS} = -4.5\text{ Vdc}$ , Peak $I_L = -7.5\text{ Apk}$ , $L = 5\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	140	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. Minimum FR-4 or G-10 PCB, Steady State.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Steady State.
3. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t \leq 10$  seconds.
4. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




ON Semiconductor™


<http://onsemi.com>

**MOSFET**  
**-3.05 AMPERES**  
**-20 VOLTS**  
**0.085  $\Omega$  @  $V_{GS} = -10\text{ V}$**


**SCHOTTKY DIODE**  
**1.0 AMPERES**  
**20 VOLTS**  
**470 mV @  $I_F = 1.0\text{ A}$**



SO-8  
CASE 751  
STYLE 18



### MARKING DIAGRAM & PIN ASSIGNMENTS



E3P102 = Device Code  
 L = Assembly Location  
 Y = Year  
 WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
NTMSD3P102R2	SO-8	2500/Tape & Reel

# NTMSD3P102R2

## SCHOTTKY MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Reverse Voltage DC Blocking Voltage	$V_{RRM}$ $V_R$	20	V
Thermal Resistance – Junction-to-Ambient (Note 5.)	$R_{\theta JA}$	204	$^\circ\text{C/W}$
Thermal Resistance – Junction-to-Ambient (Note 6.)	$R_{\theta JA}$	122	$^\circ\text{C/W}$
Thermal Resistance – Junction-to-Ambient (Note 7.)	$R_{\theta JA}$	83	$^\circ\text{C/W}$
Average Forward Current (Note 7.) (Rated $V_R$ , $T_A = 100^\circ\text{C}$ )	$I_O$	1.0	A
Peak Repetitive Forward Current (Note 7.) (Rated $V_R$ , Square Wave, 20 kHz, $T_A = 105^\circ\text{C}$ )	$I_{FRM}$	2.0	A
Non-Repetitive Peak Surge Current (Note 7.) (Surge Applied at Rated Load Conditions, Half-Wave, Single Phase, 60 Hz)	$I_{FSM}$	20	A

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 8.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage ( $V_{GS} = 0\text{ Vdc}$ , $I_D = -250\ \mu\text{Adc}$ ) Temperature Coefficient (Positive)	$V_{(BR)DSS}$	-20 -	- -30	- -	Vdc mV/ $^\circ\text{C}$
Zero Gate Voltage Drain Current ( $V_{DS} = -20\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 25^\circ\text{C}$ ) ( $V_{DS} = -20\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 125^\circ\text{C}$ )	$I_{DSS}$	- -	- -	-1.0 -25	$\mu\text{Adc}$
Gate-Body Leakage Current ( $V_{GS} = -20\text{ Vdc}$ , $V_{DS} = 0\text{ Vdc}$ )	$I_{GSS}$	-	-	-100	nAdc
Gate-Body Leakage Current ( $V_{GS} = +20\text{ Vdc}$ , $V_{DS} = 0\text{ Vdc}$ )	$I_{GSS}$	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = -250\ \mu\text{Adc}$ ) Temperature Coefficient (Negative)	$V_{GS(th)}$	-1.0 -	-1.7 3.6	-2.5 -	Vdc
Static Drain-to-Source On-State Resistance ( $V_{GS} = -10\text{ Vdc}$ , $I_D = -3.05\text{ Adc}$ ) ( $V_{GS} = -4.5\text{ Vdc}$ , $I_D = -1.5\text{ Adc}$ )	$R_{DS(on)}$	- -	0.063 0.090	0.085 0.125	$\Omega$
Forward Transconductance ( $V_{DS} = -15\text{ Vdc}$ , $I_D = -3.05\text{ Adc}$ )	$g_{FS}$	-	5.0	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = -16\text{ Vdc}, V_{GS} = 0\text{ Vdc}, f = 1.0\text{ MHz})$	$C_{iss}$	-	518	750	pF
Output Capacitance		$C_{oss}$	-	190	350	
Reverse Transfer Capacitance		$C_{rss}$	-	70	135	

5. Minimum FR-4 or G-10 PCB, Steady State.
6. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Steady State.
7. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t \leq 10$  seconds.
8. Handling precautions to protect against electrostatic discharge is mandatory.

# NTMSD3P102R2

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (Note 9.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### SWITCHING CHARACTERISTICS (Notes 10. & 11.)

Turn-On Delay Time	(V <sub>DD</sub> = -20 Vdc, I <sub>D</sub> = -3.05 Adc, V <sub>GS</sub> = -10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	12	22	ns
Rise Time		t <sub>r</sub>	-	16	30	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	45	80	
Fall Time		t <sub>f</sub>	-	45	80	
Turn-On Delay Time	(V <sub>DD</sub> = -20 Vdc, I <sub>D</sub> = -1.5 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	16	-	ns
Rise Time		t <sub>r</sub>	-	42	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	32	-	
Fall Time		t <sub>f</sub>	-	35	-	
Total Gate Charge	(V <sub>DS</sub> = -20 Vdc, V <sub>GS</sub> = -10 Vdc, I <sub>D</sub> = -3.05 Adc)	Q <sub>tot</sub>	-	16	25	nC
Gate-Source Charge		Q <sub>gs</sub>	-	2.0	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	4.5	-	

### BODY-DRAIN DIODE RATINGS (Note 10.)

Diode Forward On-Voltage	(I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	-	-0.96 -0.78	-1.25 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	34	-	ns
		t <sub>a</sub>	-	18	-	
		t <sub>b</sub>	-	16	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.03	-	μC

### SCHOTTKY RECTIFIER ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (Note 10.)

Maximum Instantaneous Forward Voltage  I <sub>F</sub> = 1.0 Adc I <sub>F</sub> = 2.0 Adc	V <sub>F</sub>	<b>T<sub>J</sub> = 25°C</b>	<b>T<sub>J</sub> = 125°C</b>	Volts
		0.47 0.58	0.39 0.53	
Maximum Instantaneous Reverse Current  V <sub>R</sub> = 20 Vdc	I <sub>R</sub>	<b>T<sub>J</sub> = 25°C</b>	<b>T<sub>J</sub> = 125°C</b>	mA
		0.05	10	
Maximum Voltage Rate of Change	V <sub>R</sub> = 20 Vdc	dV/dt	10,000	V/μs

9. Handling precautions to protect against electrostatic discharge is mandatory.

10. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.

11. Switching characteristics are independent of operating junction temperature.

TYPICAL MOSFET ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. On-Resistance vs. Drain Current and Gate Voltage






Figure 6. On Resistance Variation with Temperature




# NTMSD3P102R2




**Figure 7. Drain-to-Source Leakage Current vs. Voltage**




**Figure 8. Capacitance Variation**




**Figure 9. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge**



**Figure 10. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 11. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 12. Diode Forward Voltage vs. Current**

# NTMSD3P102R2




Figure 13. Diode Reverse Recovery Waveform




Figure 14. FET Thermal Response

TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




Figure 15. Typical Forward Voltage




Figure 16. Maximum Forward Voltage




Figure 17. Typical Reverse Current




Figure 18. Maximum Reverse Current




Figure 19. Typical Capacitance




Figure 20. Current Derating

# NTMSD3P102R2

## TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




Figure 21. Forward Power Dissipation





Figure 22. Schottky Thermal Response

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 23 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 23. Typical Solder Heating Profile

# NTMSD3P303R2

## Product Preview

### FETKY™

## P-Channel Enhancement-Mode Power MOSFET and Schottky Diode Dual SO-8 Package

### Features

- High Efficiency Components in a Single SO-8 Package
- High Density Power MOSFET with Low  $R_{DS(on)}$ , Schottky Diode with Low  $V_F$
- Independent Pin-Outs for MOSFET and Schottky Die Allowing for Flexibility in Application Use
- Less Component Placement for Board Space Savings
- SO-8 Surface Mount Package, Mounting Information for SO-8 Package Provided

### Applications

- DC-DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones

### MOSFET MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-30	V
Gate-to-Source Voltage - Continuous	$V_{GS}$	$\pm 20$	V
Thermal Resistance - Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	171	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.73	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-2.34	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-1.87	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-8.0	A
Thermal Resistance - Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	100	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.25	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-3.05	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-2.44	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-12	A
Thermal Resistance - Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-3.86	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-3.10	A
Pulsed Drain Current (Note 4.)	$I_{DM}$	-15	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy - Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = -30\text{ Vdc}$ , $V_{GS} = -4.5\text{ Vdc}$ , Peak $I_L = -7.5\text{ Apk}$ , $L = 5\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	140	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. Minimum FR-4 or G-10 PCB, Steady State.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Steady State.
3. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t \leq 10$  seconds.
4. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




ON Semiconductor™


<http://onsemi.com>

**MOSFET**  
**-3.05 AMPERES**  
**-30 VOLTS**  
**0.085  $\Omega$  @  $V_{GS} = -10\text{ V}$**


**SCHOTTKY DIODE**  
**3.0 AMPERES**  
**30 VOLTS**  
**420 mV @  $I_F = 3.0\text{ A}$**



SO-8  
CASE 751  
STYLE 18



### MARKING DIAGRAM & PIN ASSIGNMENTS



E3P303 = Device Code  
L = Assembly Location  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
NTMSD3P303R2	SO-8	2500/Tape & Reel

# NTMSD3P303R2

## SCHOTTKY MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Reverse Voltage DC Blocking Voltage	$V_{RRM}$ $V_R$	30	V
Thermal Resistance – Junction-to-Ambient (Note 5.)	$R_{\theta JA}$	197	$^\circ\text{C/W}$
Thermal Resistance – Junction-to-Ambient (Note 6.)	$R_{\theta JA}$	97	$^\circ\text{C/W}$
Thermal Resistance – Junction-to-Ambient (Note 7.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Average Forward Current (Note 7.) (Rated $V_R$ , $T_A = 100^\circ\text{C}$ )	$I_O$	3.0	A
Peak Repetitive Forward Current (Note 7.) (Rated $V_R$ , Square Wave, 20 kHz, $T_A = 105^\circ\text{C}$ )	$I_{FRM}$	6.0	A
Non-Repetitive Peak Surge Current (Note 7.) (Surge Applied at Rated Load Conditions, Half-Wave, Single Phase, 60 Hz)	$I_{FSM}$	30	A

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 8.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage ( $V_{GS} = 0\text{ Vdc}$ , $I_D = -250\ \mu\text{Adc}$ ) Temperature Coefficient (Positive)	$V_{(BR)DSS}$	-30 -	- -30	- -	Vdc mV/ $^\circ\text{C}$
Zero Gate Voltage Drain Current ( $V_{DS} = -30\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 25^\circ\text{C}$ ) ( $V_{DS} = -30\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 125^\circ\text{C}$ )	$I_{DSS}$	- -	- -	-1.0 -25	$\mu\text{Adc}$
Gate-Body Leakage Current ( $V_{GS} = -20\text{ Vdc}$ , $V_{DS} = 0\text{ Vdc}$ )	$I_{GSS}$	-	-	-100	nAdc
Gate-Body Leakage Current ( $V_{GS} = +20\text{ Vdc}$ , $V_{DS} = 0\text{ Vdc}$ )	$I_{GSS}$	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = -250\ \mu\text{Adc}$ ) Temperature Coefficient (Negative)	$V_{GS(th)}$	-1.0 -	-1.7 3.6	-2.5 -	Vdc
Static Drain-to-Source On-State Resistance ( $V_{GS} = -10\text{ Vdc}$ , $I_D = -3.05\text{ Adc}$ ) ( $V_{GS} = -4.5\text{ Vdc}$ , $I_D = -1.5\text{ Adc}$ )	$R_{DS(on)}$	- -	0.063 0.090	0.085 0.125	$\Omega$
Forward Transconductance ( $V_{DS} = -15\text{ Vdc}$ , $I_D = -3.05\text{ Adc}$ )	$g_{FS}$	-	5.0	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = -24\text{ Vdc}, V_{GS} = 0\text{ Vdc}, f = 1.0\text{ MHz})$	$C_{iss}$	-	520	750	pF
Output Capacitance		$C_{oss}$	-	170	325	
Reverse Transfer Capacitance		$C_{rss}$	-	70	135	

5. Minimum FR-4 or G-10 PCB, Steady State.
6. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Steady State.
7. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided),  $t \leq 10$  seconds.
8. Handling precautions to protect against electrostatic discharge is mandatory.



# NTMSD3P303R2

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (Note 9.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### SWITCHING CHARACTERISTICS (Notes 10. & 11.)

Turn-On Delay Time	(V <sub>DD</sub> = -24 Vdc, I <sub>D</sub> = -3.05 Adc, V <sub>GS</sub> = -10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	12	22	ns
Rise Time		t <sub>r</sub>	-	16	30	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	45	80	
Fall Time		t <sub>f</sub>	-	45	80	
Turn-On Delay Time	(V <sub>DD</sub> = -24 Vdc, I <sub>D</sub> = -1.5 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	16	-	ns
Rise Time		t <sub>r</sub>	-	42	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	32	-	
Fall Time		t <sub>f</sub>	-	35	-	
Total Gate Charge	(V <sub>DS</sub> = -24 Vdc, V <sub>GS</sub> = -10 Vdc, I <sub>D</sub> = -3.05 Adc)	Q <sub>tot</sub>	-	16	25	nC
Gate-Source Charge		Q <sub>gs</sub>	-	2.0	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	4.5	-	

### BODY-DRAIN DIODE RATINGS (Note 10.)

Diode Forward On-Voltage	(I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	-	-0.96 -0.78	-1.25 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -3.05 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	34	-	ns
		t <sub>a</sub>	-	18	-	
		t <sub>b</sub>	-	16	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.03	-	μC

### SCHOTTKY RECTIFIER ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (Note 10.)

Maximum Instantaneous Forward Voltage	I <sub>F</sub> = 100 mAdc I <sub>F</sub> = 3.0 Adc I <sub>F</sub> = 6.0 Adc	V <sub>F</sub>	<b>T<sub>J</sub> = 25°C</b>	<b>T<sub>J</sub> = 125°C</b>	Volts
			0.28	0.13	
			0.42	0.33	
Maximum Instantaneous Reverse Current	V <sub>R</sub> = 30 Vdc	I <sub>R</sub>	<b>T<sub>J</sub> = 25°C</b>	<b>T<sub>J</sub> = 125°C</b>	μA mA
			250	25	
Maximum Voltage Rate of Change	V <sub>R</sub> = 30 Vdc	dV/dt	10,000		V/μs

9. Handling precautions to protect against electrostatic discharge is mandatory.

10. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.

11. Switching characteristics are independent of operating junction temperature.

TYPICAL MOSFET ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. On-Resistance vs. Drain Current and Gate Voltage




Figure 6. On Resistance Variation with Temperature




Figure 7. Drain-to-Source Leakage Current vs. Voltage




Figure 8. Capacitance Variation




Figure 9. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 10. Resistive Switching Time Variation vs. Gate Resistance




Figure 11. Resistive Switching Time Variation vs. Gate Resistance




Figure 12. Diode Forward Voltage vs. Current

# NTMSD3P303R2




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. Diode Reverse Recovery Waveform




Figure 15. FET Thermal Response

TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




Figure 16. Typical Forward Voltage




Figure 17. Maximum Forward Voltage




Figure 18. Typical Reverse Current




Figure 19. Maximum Reverse Current




Figure 20. Typical Capacitance




Figure 21. Current Derating

# NTMSD3P303R2

## TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




Figure 22. Forward Power Dissipation





Figure 23. Schottky Thermal Response

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 24 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 24. Typical Solder Heating Profile



# NTP27N06

## Advance Information Power MOSFET 27 Amps, 60 Volts N-Channel TO-220

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

### Features

- Higher Current Rating
- Lower  $R_{DS(on)}$
- Lower  $V_{DS(on)}$
- Lower Capacitances
- Lower Total Gate Charge
- Tighter  $V_{SD}$  Specification
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

### Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GS}$	$\pm 30$	
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current	$I_D$	27	Adc
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	15	
– Continuous @ $T_A = 100^\circ\text{C}$	$I_{DM}$	80	Apk
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	88.2	W
Derate above $25^\circ\text{C}$		0.59	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 50\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $L = 0.3\text{ mH}$ , $I_L(pk) = 27\text{ A}$ , $V_{DS} = 60\text{ Vdc}$ )	$E_{AS}$	109	mJ
Thermal Resistance – Junction-to-Case	$R_{\theta JC}$	1.7	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$


This document contains information on a new product. Specifications and information herein are subject to change without notice.




ON Semiconductor™

<http://onsemi.com>


**27 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 46\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



NTP27N06 = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
NTP27N06	TO-220AB	50 Units/Rail

# NTP27N06

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Note 1.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	70 79.4	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (Note 1.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.8 6.9	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 1.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 13.5 Adc)	R <sub>DS(on)</sub>	–	37.5	46	mΩ
Static Drain-to-Source On-Resistance (Note 1.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 27 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 13.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.05 2.12	1.5 –	Vdc
Forward Transconductance (Note 1.) (V <sub>DS</sub> = 7.0 Vdc, I <sub>D</sub> = 6.0 Adc)	g <sub>FS</sub>	–	13.2	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	725	1015	pF
Output Capacitance		C <sub>oss</sub>	–	213	300	
Transfer Capacitance		C <sub>rss</sub>	–	58	120	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 27 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω) (Note 1.)	t <sub>d(on)</sub>	–	13.6	30	ns
Rise Time		t <sub>r</sub>	–	62.7	125	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	26.6	60	
Fall Time		t <sub>f</sub>	–	70.4	140	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 27 Adc, V <sub>GS</sub> = 10 Vdc) (Note 1.)	Q <sub>T</sub>	–	21.2	30	nC
		Q <sub>1</sub>	–	5.6	–	
		Q <sub>2</sub>	–	7.3	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 27 Adc, V <sub>GS</sub> = 0 Vdc) (Note 1.) (I <sub>S</sub> = 27 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.05 0.93	1.25 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 27 Adc, V <sub>GS</sub> = 0 Vdc, di/dt = 100 A/μs) (Note 1.)	t <sub>rr</sub>	–	42	–	ns
		t <sub>a</sub>	–	26	–	
		t <sub>b</sub>	–	16	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.07	–	μC

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# NTP45N06, NTB45N06

## Power MOSFET 45 Amps, 60 Volts N-Channel TO-220 and D<sup>2</sup>PAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

### Features

- Higher Current Rating
- Lower  $R_{DS(on)}$
- Lower  $V_{DS(on)}$
- Lower Capacitances
- Lower Total Gate Charge
- Tighter  $V_{SD}$  Specification
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

### Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$		Vdc
– Continuous	$V_{GS}$	$\pm 20$	
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$	$\pm 30$	
Drain Current	$I_D$	45	Adc
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	30	
– Continuous @ $T_A = 100^\circ\text{C}$	$I_{DM}$	150	Apk
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	125	W
Derate above $25^\circ\text{C}$		0.83	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		3.2	W
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)		2.4	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $+175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 50\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $R_G = 25\text{ }\Omega$ , $I_L(pk) = 40\text{ A}$ , $L = 0.3\text{ mH}$ , $V_{DS} = 60\text{ Vdc}$ )	$E_{AS}$	240	mJ


1. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).
2. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).




ON Semiconductor™

<http://onsemi.com>

**45 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 26\text{ m}\Omega$**



### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
NTP45N06	TO-220AB	50 Units/Rail
NTB45N06	D <sup>2</sup> PAK	50 Units/Rail
NTB45N06T4	D <sup>2</sup> PAK	800/Tape & Reel

# NTP45N06, NTB45N06

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Thermal Resistance – Junction-to-Case	R <sub>θJC</sub>	1.2	°C/W
– Junction-to-Ambient (Note 3.)	R <sub>θJA</sub>	46.8	
– Junction-to-Ambient (Note 4.)	R <sub>θJA</sub>	63.2	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T <sub>L</sub>	260	°C

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Note 5.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	70 57	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 5.)

Gate Threshold Voltage (Note 5.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.8 7.2	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 5.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 22.5 Adc)	R <sub>DS(on)</sub>	–	21	26	mOhm
Static Drain-to-Source On-Voltage (Note 5.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 45 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 22.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	0.93 0.93	1.4 –	Vdc
Forward Transconductance (Note 5.) (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 12 Adc)	g <sub>FS</sub>	–	16.6	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1224	1725	pF
Output Capacitance		C <sub>oss</sub>	–	345	485	
Transfer Capacitance		C <sub>rss</sub>	–	76	160	

### SWITCHING CHARACTERISTICS (Note 6.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 45 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω) (Note 5.)	t <sub>d(on)</sub>	–	10	25	ns
Rise Time		t <sub>r</sub>	–	101	200	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	33	70	
Fall Time		t <sub>f</sub>	–	106	220	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 45 Adc, V <sub>GS</sub> = 10 Vdc) (Note 5.)	Q <sub>T</sub>	–	33	46	nC
		Q <sub>1</sub>	–	6.4	–	
		Q <sub>2</sub>	–	15	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 45 Adc, V <sub>GS</sub> = 0 Vdc) (Note 5.) (I <sub>S</sub> = 45 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.08 0.93	1.2 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 45 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs) (Note 5.)	t <sub>rr</sub>	–	53.1	–	ns
		t <sub>a</sub>	–	36	–	
		t <sub>b</sub>	–	16.9	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.087	–	μC

3. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).

4. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).

5. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

6. Switching characteristics are independent of operating junction temperatures.

# NTP45N06, NTB45N06




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature






Figure 6. Drain-to-Source Leakage Current vs. Voltage


# NTP45N06, NTB45N06




**Figure 7. Capacitance Variation**




**Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge**




**Figure 9. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 10. Diode Forward Voltage vs. Current**



**Figure 11. Maximum Rated Forward Biased Safe Operating Area**



**Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature**

# NTP45N06, NTB45N06




Figure 13. Thermal Response




Figure 14. Thermal Response

# NTP45N06L, NTB45N06L

## Power MOSFET 45 Amps, 60 Volts, Logic Level N-Channel TO-220 and D<sup>2</sup>PAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

### Features

- Higher Current Rating
- Lower  $R_{DS(on)}$
- Lower  $V_{DS(on)}$
- Lower Capacitances
- Lower Total Gate Charge
- Tighter  $V_{SD}$  Specification
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

### Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$		Vdc
– Continuous	$V_{GS}$	$\pm 15$	
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$	$\pm 20$	
Drain Current			
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	45	Adc
– Continuous @ $T_A = 100^\circ\text{C}$	$I_D$	30	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	150	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	125	W
Derate above $25^\circ\text{C}$		0.83	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		3.2	W
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)		2.4	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $+175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 50\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $L = 0.3\text{ mH}$ $I_L(pk) = 40\text{ A}$ , $V_{DS} = 60\text{ Vdc}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	240	mJ


1. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).
2. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).




ON Semiconductor™

<http://onsemi.com>

**45 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 28\text{ m}\Omega$**



### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
NTP45N06L	TO-220AB	50 Units/Rail
NTB45N06L	D <sup>2</sup> PAK	50 Units/Rail
NTB45N06LT4	D <sup>2</sup> PAK	800/Tape & Reel



# NTP45N06L, NTB45N06L

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Thermal Resistance – Junction-to-Case – Junction-to-Ambient (Note 3.) – Junction-to-Ambient (Note 4.)	R <sub>θJC</sub> R <sub>θJA</sub> R <sub>θJA</sub>	1.2 46.8 63.2	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T <sub>L</sub>	260	°C

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Note 4.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	67 67.2	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 5.)

Gate Threshold Voltage (Note 5.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.8 4.7	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 5.) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 22.5 Adc)	R <sub>DS(on)</sub>	–	23	28	mOhm
Static Drain-to-Source On-Voltage (Note 5.) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 45 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 22.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.03 0.93	1.51 –	Vdc
Forward Transconductance (Note 5.) (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 12 Adc)	g <sub>FS</sub>	–	22.8	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1212	1700	pF
Output Capacitance		C <sub>oss</sub>	–	352	480	
Transfer Capacitance		C <sub>rss</sub>	–	90	180	

### SWITCHING CHARACTERISTICS (Note 6.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 45 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω) (Note 5.)	t <sub>d(on)</sub>	–	13	30	ns
Rise Time		t <sub>r</sub>	–	341	680	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	36	75	
Fall Time		t <sub>f</sub>	–	158	320	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 45 Adc, V <sub>GS</sub> = 5.0 Vdc) (Note 5.)	Q <sub>T</sub>	–	23	32	nC
		Q <sub>1</sub>	–	4.6	–	
		Q <sub>2</sub>	–	14.1	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 45 Adc, V <sub>GS</sub> = 0 Vdc) (Note 5.) (I <sub>S</sub> = 45 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.01 0.92	1.15 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 45 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 5.)	t <sub>rr</sub>	–	56	–	ns
		t <sub>a</sub>	–	30	–	
		t <sub>b</sub>	–	26	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.09	–	μC

3. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).
4. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).
5. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

# NTP45N06L, NTB45N06L




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature






Figure 6. Drain-to-Source Leakage Current vs. Voltage


# NTP45N06L, NTB45N06L




**Figure 7. Capacitance Variation**




**Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge**




**Figure 9. Resistive Switching Time Variation vs. Gate Resistance**



**Figure 10. Diode Forward Voltage vs. Current**



**Figure 11. Maximum Rated Forward Biased Safe Operating Area**



**Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature**

# NTP45N06L, NTB45N06L




Figure 13. Thermal Response




Figure 14. Thermal Response

# NTP75N03-06, NTB75N03-06

## Power MOSFET 75 Amps, 30 Volts N-Channel TO-220 and D2PAK

This 10 V<sub>GS</sub> gate drive vertical Power MOSFET is a general purpose part that provides the “best of design” available today in a low cost power package. Avalanche energy issues make this part an ideal design in. The drain-to-source diode has a ideal fast but soft recovery.

### Features

- Ultra-Low R<sub>DS(on)</sub>, Single Base, Advanced Technology
- SPICE Parameters Available
- Diode is Characterized for Use in Bridge Circuits
- I<sub>DSS</sub> and V<sub>DS(on)</sub> Specified at Elevated Temperatures
- High Avalanche Energy Specified
- ESD JEDAC Rated HBM Class 1, MM Class B, CDM Class 0

### Typical Applications


- Power Supplies
- Inductive Loads
- PWM Motor Controls
- Replaces MTP1306 and MTB1306 in Many Applications




ON Semiconductor™

<http://onsemi.com>

**75 AMPERES**  
**30 VOLTS**  
**R<sub>DS(on)</sub> = 6.5 mΩ**



### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
NTP75N03-06	TO-220	50 Units/Rail
NTB75N03-06	D2PAK	50 Units/Rail
NTB75N03-06T4	D2PAK	800 Tape & Reel

## NTP75N03–06, NTB75N03–06

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10\text{ M}\Omega$ )	$V_{DGB}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Non-repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$	$\pm 24$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Continuous @ $T_A = 100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	75 59 225	Adc Adc Apk
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	150 1.0 2.5	W W/ $^\circ\text{C}$ W
Operating and Storage Temperature Range	$T_J$ and $T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 38\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $L = 1\text{ mH}$ , $I_L(\text{pk}) = 55\text{ A}$ , $V_{DS} = 40\text{ Vdc}$ )	$E_{AS}$	1500	mJ
Thermal Resistance – Junction-to-Case – Junction-to-Ambient – Junction-to-Ambient (Note 1.)	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	1.0 62.5 50	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. When surface mounted to an FR4 board using the minimum recommended pad size.

## NTP75N03-06, NTB75N03-06

### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ.	Max	Unit
----------------	--------	-----	------	-----	------

#### OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (Note 2.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>(BR)DSS</sub>	30	– –57	– –	Vdc mV°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

#### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (Note 2.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.6 –6	2.0 –	Vdc mV°C
Static Drain-to-Source On-Resistance (Note 2.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 37.5 Adc)	R <sub>DS(on)</sub>	–	5.3	6.5	mΩ
Static Drain-to-Source On Resistance (Note 2.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 75 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 37.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	0.53 0.35	0.68 0.50	Vdc
Forward Transconductance (Notes 2. & 4.) (V <sub>DS</sub> = 3 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	–	58	–	Mhos

#### DYNAMIC CHARACTERISTICS (Note 4.)

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	4398	5635	pF
Output Capacitance		C <sub>oss</sub>	–	1160	1894	
Transfer Capacitance		C <sub>rss</sub>	–	317	430	

#### SWITCHING CHARACTERISTICS (Notes 3. & 4.)

Turn-On Delay Time	(V <sub>GS</sub> = 5.0 Vdc, V <sub>DD</sub> = 20 Vdc, I <sub>D</sub> = 75 Adc, R <sub>G</sub> = 4.7 Ω) (Note 2.)	t <sub>d(on)</sub>	–	31	48	ns
Rise Time		t <sub>r</sub>	–	510	986	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	99	120	
Fall Time		t <sub>f</sub>	–	203	300	
Gate Charge	(V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 75 Adc, V <sub>DS</sub> = 24 Vdc) (Note 2.)	Q <sub>T</sub>	–	52	122	nC
		Q <sub>1</sub>	–	6.6	28	
		Q <sub>2</sub>	–	28	66	

#### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C) (Note 2.)	V <sub>SD</sub>	– –	1.19 1.09	1.25 –	Vdc
Reverse Recovery Time (Note 4.)	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc di <sub>S</sub> /dt = 100 A/μs) (Note 2.)	t <sub>rr</sub>	–	37	–	ns
		t <sub>a</sub>	–	20	–	
Reverse Recovery Stored Charge (Note 4.)		t <sub>b</sub>	–	17	–	μC
		Q <sub>RR</sub>	–	0.023	–	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperatures.
4. From characterization test data.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Temperature




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage






Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Avalanche Energy vs. Starting Junction Temperature

# NTP75N03L09, NTB75N03L09

## Power MOSFET 75 Amps, 30 Volts N-Channel TO-220 and D2PAK

This Logic Level Vertical Power MOSFET is a general purpose part that provides the “best of design” available today in a low cost power package. Avalanche energy issues make this part an ideal design in. The drain-to-source diode has a ideal fast but soft recovery.

### Features

- Ultra-Low  $R_{DS(on)}$ , Single Base, Advanced Technology
- SPICE Parameters Available
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperatures
- High Avalanche Energy Specified
- ESD JEDAC Rated HBM Class 1, MM Class B, CDM Class 0

### Typical Applications

- Power Supplies
- Inductive Loads
- PWM Motor Controls
- Replaces MTP75N03HDL and MTB75N03HDL in Many Applications





ON Semiconductor™


<http://onsemi.com>

**75 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 9\text{ m}\Omega$**

N-Channel




TO-220AB  
CASE 221A  
STYLE 5



D2PAK  
CASE 418B  
STYLE 2

### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
NTP75N03L09	TO-220	50 Units/Rail
NTB75N03L09	D2PAK	50 Units/Rail
NTB75N03L09T4	D2PAK	800 Tape & Reel

## NTP75N03L09, NTB75N03L09

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10\text{ M}\Omega$ )	$V_{DGB}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Non-repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$	$\pm 24$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Continuous @ $T_A = 100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	75 59 225	Adc Adc Apk
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$ Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	150 1.0 2.5	W W/ $^\circ\text{C}$ W
Operating and Storage Temperature Range	$T_J$ and $T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 38\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $L = 1\text{ mH}$ , $I_L(\text{pk}) = 55\text{ A}$ , $V_{DS} = 40\text{ Vdc}$ )	$E_{AS}$	1500	mJ
Thermal Resistance – Junction-to-Case – Junction-to-Ambient – Junction-to-Ambient (Note 1.)	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	1.0 62.5 50	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. When surface mounted to an FR4 board using the minimum recommended pad size.

# NTP75N03L09, NTB75N03L09

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ.	Max	Unit
----------------	--------	-----	------	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (Note 2.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>(BR)DSS</sub>	30	34 –57	– –	Vdc mV°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (Note 2.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.6 –6	2.0 –	Vdc mV°C
Static Drain–to–Source On–Resistance (Note 2.) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 37.5 Adc)	R <sub>DS(on)</sub>	–	7.5	9	mΩ
Static Drain–to–Source On Resistance (Note 2.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 75 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 37.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	0.52 0.35	0.68 0.50	Vdc
Forward Transconductance (Notes 2. & 4.) (V <sub>DS</sub> = 3 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	–	58	–	mΩ

### DYNAMIC CHARACTERISTICS (Note 4.)

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	4398	5635	pF
Output Capacitance		C <sub>oss</sub>	–	1160	1894	
Transfer Capacitance		C <sub>rss</sub>	–	317	430	

### SWITCHING CHARACTERISTICS (Notes 3. & 4.)

Turn–On Delay Time	(V <sub>GS</sub> = 5.0 Vdc, V <sub>DD</sub> = 20 Vdc, I <sub>D</sub> = 75 Adc, R <sub>G</sub> = 4.7 Ω) (Note 2.)	t <sub>d(on)</sub>	–	31	48	ns
Rise Time		t <sub>r</sub>	–	510	986	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	99	120	
Fall Time		t <sub>f</sub>	–	203	300	
Gate Charge	(V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 75 Adc, V <sub>DS</sub> = 24 Vdc) (Note 2.)	Q <sub>T</sub>	–	52	122	nC
		Q <sub>1</sub>	–	6.6	28	
		Q <sub>2</sub>	–	28	66	

### SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C) (Note 2.)	V <sub>SD</sub>	– –	1.19 1.09	1.25 –	Vdc
Reverse Recovery Time (Note 4.)	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc di <sub>S</sub> /dt = 100 A/μs) (Note 2.)	t <sub>rr</sub>	–	37	–	ns
		t <sub>a</sub>	–	20	–	
Reverse Recovery Stored Charge (Note 4.)		t <sub>b</sub>	–	17	–	μC
		Q <sub>RR</sub>	–	0.023	–	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperatures.
4. From characterization test data.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Temperature




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

NTP75N03L09, NTB75N03L09




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Avalanche Energy vs. Starting Junction Temperature

# NTQD6866

## Product Preview

# Power MOSFET 5.8 Amps, 20 Volts N-Channel TSSOP-8

### Features

- New Low Profile TSSOP-8 Package
- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperatures

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones
- Lithium Ion Battery Applications
- Note Book PC

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 12$	Vdc
Drain Current – Continuous	$I_D$	5.8	Adc
– Continuous @ $70^\circ\text{C}$	$I_D$	TBD	
– Single Pulse ( $t_p \leq 10 \mu\text{s}$ )	$I_{DM}$	20	
Total Power Dissipation	$P_D$	1.6	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $+150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20 \text{ Vdc}$ , $V_{GS} = 5 \text{ Vdc}$ , $I_L = 10 \text{ Apk}$ , $L = 10 \text{ mH}$ , $R_G = 25 \Omega$ )	$E_{AS}$	580	mJ
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$		$^\circ\text{C/W}$
Single Channel Steady State		180	
Both Channels		176	
Junction-to-Ambient (Note 2.)			
Both Channels		100	
Thermal Resistance – Junction-to-Lead	$R_{\theta JL}$		$^\circ\text{C/W}$
Single Channel		27	
Both Channels Steady State		24	



1. Surface Mounted to Min Pad.
2. Surface Mounted to 1" x 1" FR4 Board.



ON Semiconductor


<http://onsemi.com>

**5.8 AMPERES  
20 VOLTS  
 $R_{DS(on)} = 30 \text{ m}\Omega$**



**TSSOP-8  
CASE 948S  
PLASTIC**

### MARKING DIAGRAM & PIN ASSIGNMENT



Top View

### ORDERING INFORMATION

Device	Package	Shipping
NTQD6866	TSSOP-8	100 Units/Rail
NTQD6866R2	TSSOP-8	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTQD6866

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– TBD	– –	Vdc mV/°C
Zero Gate Voltage Collector Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 85°C)	I <sub>DSS</sub>	– –	– –	1.0 25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS(f)</sub> I <sub>GSS(r)</sub>	– –	– –	100 100	nAdc

### ON CHARACTERISTICS (Note 3.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mA) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	0.6 –	0.9 TBD	1.2 –	Vdc mV/°C
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 7.0 Adc) (V <sub>GS</sub> = 4.0 Vdc, I <sub>D</sub> = 7.0 Adc) (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 3.5 Adc)	R <sub>DS(on)</sub>	– – –	TBD 0.026 0.031	TBD 0.030 0.040	Ω
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 7.0 Adc)	g <sub>FS</sub>	TBD	17	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	930	TBD	pF
Output Capacitance		C <sub>oss</sub>	–	370	TBD	
Transfer Capacitance		C <sub>rss</sub>	–	105	TBD	

### SWITCHING CHARACTERISTICS (Note 4.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>L</sub> = 10, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	8.6	TBD	ns
Rise Time		t <sub>r</sub>	–	14	TBD	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	57	TBD	
Fall Time		t <sub>f</sub>	–	54	TBD	
Gate Charge	(V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.8 Adc)	Q <sub>T</sub>	–	11	15	nC
		Q <sub>1</sub>	–	2.4	–	
		Q <sub>2</sub>	–	2.4	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 3.)	(I <sub>S</sub> = 1.8 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 1.8 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 85°C)	V <sub>SD</sub>	– –	0.7 TBD	1.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 1.5 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	30	–	ns
		t <sub>a</sub>	–	14.5	–	
		t <sub>b</sub>	–	15.5	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.01	–	μC

3. Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.

4. Switching characteristics are independent of operating junction temperature.



# NTQS6463

## Product Preview

# Power MOSFET

## 6.2 Amps, 20 Volts

### P-Channel TSSOP-8

#### Features

- New Low Profile TSSOP-8 Package
- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperatures

#### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones
- Lithium Ion Battery Applications
- Note Book PC

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	10 secs	Steady State	Unit
Drain-to-Source Voltage	$V_{DS}$	-20		Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 12$		
Continuous Drain Current - $T_J = 150^\circ\text{C}$ (Note 1.) - $T_A = 25^\circ\text{C}$ - $T_A = 70^\circ\text{C}$	$I_D$	$\pm 7.4$ $\pm 5.9$	$\pm 6.2$ $\pm 4.9$	Adc
Pulsed Drain Current (10 $\mu\text{s}$ Pulse Width)	$I_{DM}$	$\pm 30$		Apk
Continuous Source Current (Diode Conduction) (Note 1.)	$I_S$	-1.35	-0.95	Adc
Maximum Power Dissipation (Note 1.) - $T_A = 25^\circ\text{C}$ - $T_A = 70^\circ\text{C}$	$P_D$	1.5 1.0	1.05 0.67	W
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150		$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy - Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 50\text{ V}$ , $I_L = 16.3\text{ Apk}$ , $L = 10\text{ mH}$ )	$E_{AS}$	1.38		J

1. Surface mounted to 1" x 1" FR-4 board.




ON Semiconductor


<http://onsemi.com>

**6.2 AMPERES**  
**20 VOLTS**  
 **$R_{DS(on)} = 20\text{ m}\Omega$**

#### P-Channel



#### MARKING DIAGRAM



463 = Device Code  
Y = Year  
WW = Work Week  
X = MOSFET

#### PIN ASSIGNMENT



Top View

#### ORDERING INFORMATION

Device	Package	Shipping
NTQS6463	TSSOP-8	100 Units/Rail
NTQS6463R2	TSSOP-8	3000/Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# NTQS6463

## THERMAL RESISTANCE RATINGS

Rating	Symbol	Typical	Max	Unit
Maximum Junction-to-Ambient (Note 2.) t ≤ 10 sec Steady State	R <sub>θJA</sub>	65 100	83 120	°C/W
Maximum Junction-to-Foot Steady State	R <sub>θJF</sub>	43	52	°C/W

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### STATIC

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA)	V <sub>GS(th)</sub>	-0.45	-0.9	-	Vdc
Gate-Body Leakage (V <sub>GS</sub> = 0 Vdc, V <sub>GS</sub> = ±8 Vdc)	I <sub>GSS</sub>	-	-	±100	nAdc
Zero Gate Threshold Voltage Drain Current (V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 70°C)	I <sub>DSS</sub>	-	-	-1.0 -10	μAdc
On-State Drain Current (Note 3.) (V <sub>DS</sub> = -5.0 Vdc, V <sub>GS</sub> = -4.5 Vdc)	I <sub>D(on)</sub>	20	-	-	Adc
Drain-Source On-State Resistance (Note 3.) (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -7.4 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -6.3 Adc)	R <sub>DS(on)</sub>	-	0.018 0.025	0.020 0.027	Ω
Forward Transconductance (V <sub>DS</sub> = -15 Vdc, I <sub>D</sub> = -7.4 Adc) (Note 3.)	g <sub>FS</sub>	-	21	-	S
Diode Forward Voltage (I <sub>S</sub> = -1.3 Adc, V <sub>GS</sub> = 0 Vdc) (Note 3.)	V <sub>SD</sub>	-	-0.71	-1.1	Vdc

### DYNAMIC (Note 4.)

Total Gate Charge	(V <sub>DS</sub> = -10 Vdc, V <sub>GS</sub> = -5.0 Vdc, I <sub>D</sub> = -7.4 Adc)	Q <sub>g</sub>	-	28	50	nC
Gate-Source Charge		Q <sub>gs</sub>	-	4.0	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	9.0	-	
Turn-On Delay Time	(V <sub>DD</sub> = -10 Vdc, R <sub>L</sub> = 15 Ω, I <sub>D</sub> ≅ -1.0 Adc, V <sub>GEN</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	19	50	ns
Rise Time		t <sub>r</sub>	-	20	50	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	95	120	
Fall Time		t <sub>f</sub>	-	65	100	
Source-Drain Reverse Recovery Time	(I <sub>F</sub> = -1.3 Adc, di/dt = 100 A/μs)	t <sub>rr</sub>	-	45	80	ns

- Surface mounted to 1" x 1" FR-4 board.
- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Guaranteed by design, not subject to production testing.

# NTTD1P02R2

## Product Preview

# Power MOSFET -1.45 Amps, -20 Volts P-Channel Enhancement Mode Dual Micro8 Package

### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Dual Micro8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Micro8 Mounting Information Provided

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-20	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 8.0$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	250	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.50	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-1.45	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-1.15	A
Pulsed Drain Current (Note 3.)	$I_{DM}$	-10	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	125	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.0	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-2.04	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-1.64	A
Pulsed Drain Current (Note 3.)	$I_{DM}$	-16	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = -20\text{ Vdc}$ , $V_{GS} = -4.5\text{ Vdc}$ , Peak $I_L = -3.5\text{ Apk}$ , $L = 5.6\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	35	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. Minimum FR-4 or G-10 PCB, Steady State.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Steady State.
3. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.





ON Semiconductor™

<http://onsemi.com>


**-1.45 AMPERES  
-20 VOLTS  
160 m $\Omega$  @  $V_{GS} = -4.5$**

### Dual P-Channel



Micro8  
CASE 846A  
STYLE 2

### MARKING DIAGRAM & PIN ASSIGNMENT



(Top View)

Y = Year  
WW = Work Week  
BC = Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTTD1P02R2	Micro8	4000/Tape & Reel

# NTTD1P02R2

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 4.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	-20 -	- -12	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -20 Vdc, T <sub>J</sub> = 25°C) (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -20 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	- -	- -	-1.0 -10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -8 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +8 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	-0.7 -	-0.95 2.3	-1.4 -	Vdc
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -1.45 Adc) (V <sub>GS</sub> = -2.7 Vdc, I <sub>D</sub> = -0.7 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -0.7 Adc)	R <sub>DS(on)</sub>	- - -	0.130 0.175 0.190	0.160 0.250 -	Ω
Forward Transconductance (V <sub>DS</sub> = -10 Vdc, I <sub>D</sub> = -0.7 Adc)	g <sub>FS</sub>	-	2.5	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	265	-	pF
Output Capacitance		C <sub>OSS</sub>	-	100	-	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	60	-	

### SWITCHING CHARACTERISTICS (Notes 5. & 6.)

Turn-On Delay Time	(V <sub>DD</sub> = -16 Vdc, I <sub>D</sub> = -1.45 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	10	-	ns
Rise Time		t <sub>r</sub>	-	25	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	30	-	
Fall Time		t <sub>f</sub>	-	25	-	
Turn-On Delay Time	(V <sub>DD</sub> = -16 Vdc, I <sub>D</sub> = -0.7 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	10	-	ns
Rise Time		t <sub>r</sub>	-	20	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	30	-	
Fall Time		t <sub>f</sub>	-	20	-	
Total Gate Charge	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -1.45 Adc)	Q <sub>tot</sub>	-	5.0	10	nC
Gate-Source Charge		Q <sub>gs</sub>	-	1.5	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	2.0	-	

### BODY-DRAIN DIODE RATINGS (Note 5.)

Diode Forward On-Voltage	(I <sub>S</sub> = -1.45 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = -1.45 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	- -	-0.91 -0.72	-1.1 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -1.45 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	25	-	ns
		t <sub>a</sub>	-	13	-	
		t <sub>b</sub>	-	12	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.015	-	μC

4. Handling precautions to protect against electrostatic discharge is mandatory.
5. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
6. Switching characteristics are independent of operating junction temperature.

# NTTD1P02R2




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

# NTTD1P02R2




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform

# NTTD1P02R2

## TYPICAL ELECTRICAL CHARACTERISTICS





Figure 13. Thermal Response

## INFORMATION FOR USING THE Micro8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.


- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

**TYPICAL SOLDER HEATING PROFILE**

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.



**Figure 14. Typical Solder Heating Profile**




# NTTD1P02R2

## TAPE & REEL INFORMATION


### Micro8

Dimensions are shown in millimeters (inches)



#### NOTES:

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.



#### NOTES:

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.
3. INCLUDES FLANGE DISTORTION AT OUTER EDGE.
4. DIMENSION MEASURED AT INNER HUB.

# NTTD2P02R2

## Power MOSFET -2.4 Amps, -20 Volts Dual P-Channel Micro8

### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Micro-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Micro8 Mounting Information Provided

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones and PCMCIA Cards

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-20	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 8.0$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	160	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.78	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-2.4	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-1.92	A
Pulsed Drain Current (Note 3.)	$I_{DM}$	-20	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	88	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.42	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-3.25	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-2.6	A
Pulsed Drain Current (Note 3.)	$I_{DM}$	-30	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = -20\text{ Vdc}$ , $V_{GS} = -4.5\text{ Vdc}$ , Peak $I_L = -5.0\text{ Apk}$ , $L = 28\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	350	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. Minimum FR-4 or G-10 PCB, Steady State.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Steady State.
3. Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .





ON Semiconductor™

<http://onsemi.com>


**-2.4 AMPERES**  
**-20 VOLTS**  
 **$R_{DS(on)} = 90\text{ m}\Omega$**

### P-Channel




Micro8  
CASE 846A  
STYLE 2

### MARKING DIAGRAM



Y = Year  
WW = Work Week  
BE = Device Code

### PIN ASSIGNMENT



Top View

### ORDERING INFORMATION

Device	Package	Shipping
NTTD2P02R2	Micro8	4000/Tape & Reel

# NTTD2P02R2

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 4.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	-20 -	- -12.7	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -16 Vdc, T <sub>J</sub> = 25°C) (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -16 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	- -	- -	-1.0 -25	μAdc
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -20 Vdc, T <sub>J</sub> = 25°C)	I <sub>DSS</sub>	-	-	-5.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -8 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +8 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	-0.5 -	-0.90 2.5	-1.4 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -2.4 Adc) (V <sub>GS</sub> = -2.7 Vdc, I <sub>D</sub> = -1.2 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -1.2 Adc)	R <sub>DS(on)</sub>	- - -	0.070 0.100 0.110	0.090 0.130 -	Ω
Forward Transconductance (V <sub>DS</sub> = -10 Vdc, I <sub>D</sub> = -1.2 Adc)	g <sub>FS</sub>	2.0	4.2	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	550	-	pF
Output Capacitance		C <sub>oss</sub>	-	200	-	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	100	-	

### SWITCHING CHARACTERISTICS (Notes 5. & 6.)

Turn-On Delay Time	(V <sub>DD</sub> = -10 Vdc, I <sub>D</sub> = -2.4 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	10	-	ns
Rise Time		t <sub>r</sub>	-	31	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	33	-	
Fall Time		t <sub>f</sub>	-	29	-	
Turn-On Delay Time	(V <sub>DD</sub> = -10 Vdc, I <sub>D</sub> = -1.2 Adc, V <sub>GS</sub> = -2.7 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	15	-	ns
Rise Time		t <sub>r</sub>	-	40	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	35	-	
Fall Time		t <sub>f</sub>	-	35	-	
Total Gate Charge	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -2.4 Adc)	Q <sub>tot</sub>	-	10	18	nC
Gate-Source Charge		Q <sub>gs</sub>	-	1.5	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	5.0	-	

### BODY-DRAIN DIODE RATINGS (Note 5.)

Diode Forward On-Voltage (I <sub>S</sub> = -2.4 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = -2.4 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	- -	-0.88 -0.75	-1.0 -	Vdc
Reverse Recovery Time (I <sub>S</sub> = -2.4 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	37	-	ns
	t <sub>a</sub>	-	16	-	
	t <sub>b</sub>	-	21	-	
Reverse Recovery Stored Charge	Q <sub>RR</sub>	-	0.025	-	μC

4. Handling precautions to protect against electrostatic discharge is mandatory.

5. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.

6. Switching characteristics are independent of operating junction temperature.

# NTTD2P02R2




Figure 1. On-Region Characteristics.




Figure 2. Transfer Characteristics.




Figure 3. On-Resistance vs. Gate-to-Source Voltage.




Figure 4. On-Resistance vs. Drain Current and Gate Voltage.




Figure 5. On-Resistance Variation with Temperature.




Figure 6. Drain-to-Source Leakage Current vs. Voltage.

# NTTD2P02R2




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Resistive Switching Time Variation versus Gate Resistance




Figure 11. Diode Forward Voltage versus Current




Figure 12. Diode Reverse Recovery Waveform

# NTTD2P02R2





Figure 13. FET Thermal Response.

## INFORMATION FOR USING THE Micro-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.


- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

**TYPICAL SOLDER HEATING PROFILE**

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




**Figure 14. Typical Solder Heating Profile**

# NTTD2P02R2

## TAPE & REEL INFORMATION


### Micro-8

Dimensions are shown in millimeters (inches)



#### NOTES:

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.



#### NOTES:

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.
3. INCLUDES FLANGE DISTORTION AT OUTER EDGE.
4. DIMENSION MEASURED AT INNER HUB.



# NTTS2P02R2

## Power MOSFET -2.4 Amps, -20 Volts Single P-Channel Micro8™

### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Micro-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Micro8 Mounting Information Provided

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones and PCMCIA Cards

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-20	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 8.0$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	160	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.78	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-2.4	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-1.92	A
Pulsed Drain Current (Note 3.)	$I_{DM}$	-20	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	88	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.42	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-3.25	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-2.6	A
Pulsed Drain Current (Note 3.)	$I_{DM}$	-30	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = -20\text{ Vdc}$ , $V_{GS} = -4.5\text{ Vdc}$ , Peak $I_L = -5.0\text{ Apk}$ , $L = 28\text{ mH}$ , $R_G = 25\ \Omega$ )	EAS	350	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. Minimum FR-4 or G-10 PCB, Steady State.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Steady State.
3. Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .





ON Semiconductor™

<http://onsemi.com>


**-2.4 AMPERES**  
**-20 VOLTS**  
 **$R_{DS(on)} = 90\text{ m}\Omega$**

### Single P-Channel




Micro8  
CASE 846A  
STYLE 1

### MARKING DIAGRAM



Y = Year  
WW = Work Week  
AD = Device Code

### PIN ASSIGNMENT



Top View

### ORDERING INFORMATION

Device	Package	Shipping
NTTS2P02R2	Micro8	4000/Tape & Reel

# NTTS2P02R2

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 4.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	-20 -	- -12.7	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -16 Vdc, T <sub>J</sub> = 25°C) (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -16 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	- -	- -	-1.0 -25	μAdc
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -20 Vdc, T <sub>J</sub> = 25°C)	I <sub>DSS</sub>	-	-	-5.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -8 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +8 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	-0.5 -	-0.90 2.5	-1.4 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -2.4 Adc) (V <sub>GS</sub> = -2.7 Vdc, I <sub>D</sub> = -1.2 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -1.2 Adc)	R <sub>DS(on)</sub>	- - -	0.070 0.100 0.110	0.090 0.130 -	Ω
Forward Transconductance (V <sub>DS</sub> = -10 Vdc, I <sub>D</sub> = -1.2 Adc)	g <sub>FS</sub>	2.0	4.2	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	550	-	pF
Output Capacitance		C <sub>oss</sub>	-	200	-	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	100	-	

### SWITCHING CHARACTERISTICS (Notes 5. & 6.)

Turn-On Delay Time	(V <sub>DD</sub> = -10 Vdc, I <sub>D</sub> = -2.4 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	10	-	ns
Rise Time		t <sub>r</sub>	-	31	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	33	-	
Fall Time		t <sub>f</sub>	-	29	-	
Turn-On Delay Time	(V <sub>DD</sub> = -10 Vdc, I <sub>D</sub> = -1.2 Adc, V <sub>GS</sub> = -2.7 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	15	-	ns
Rise Time		t <sub>r</sub>	-	40	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	35	-	
Fall Time		t <sub>f</sub>	-	35	-	
Total Gate Charge	(V <sub>DS</sub> = -16 Vdc, V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -2.4 Adc)	Q <sub>tot</sub>	-	10	18	nC
Gate-Source Charge		Q <sub>gs</sub>	-	1.5	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	5.0	-	

### BODY-DRAIN DIODE RATINGS (Note 5.)

Diode Forward On-Voltage	(I <sub>S</sub> = -2.4 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = -2.4 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	- -	-0.88 -0.75	-1.0 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -2.4 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	37	-	ns
		t <sub>a</sub>	-	16	-	
		t <sub>b</sub>	-	21	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.025	-	μC

4. Handling precautions to protect against electrostatic discharge is mandatory.
5. Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
6. Switching characteristics are independent of operating junction temperature.

# NTTS2P02R2




Figure 1. On-Region Characteristics.




Figure 2. Transfer Characteristics.




Figure 3. On-Resistance vs. Gate-to-Source Voltage.




Figure 4. On-Resistance vs. Drain Current and Gate Voltage.




Figure 5. On-Resistance Variation with Temperature.




Figure 6. Drain-to-Source Leakage Current vs. Voltage.




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Resistive Switching Time Variation versus Gate Resistance




Figure 11. Diode Forward Voltage versus Current




Figure 12. Diode Reverse Recovery Waveform

# NTTS2P02R2





Figure 13. FET Thermal Response.

## INFORMATION FOR USING THE Micro-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.


- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

**TYPICAL SOLDER HEATING PROFILE**

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




**Figure 14. Typical Solder Heating Profile**

# NTTS2P02R2

## TAPE & REEL INFORMATION


### Micro-8

Dimensions are shown in millimeters (inches)



**NOTES:**

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.



**NOTES:**

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.
3. INCLUDES FLANGE DISTORTION AT OUTER EDGE.
4. DIMENSION MEASURED AT INNER HUB.

# NTTS2P03R2

## Product Preview

# Power MOSFET -2.48 Amps, -30 Volts P-Channel Enhancement Mode Single Micro8™ Package

### Features

- Ultra Low  $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Miniature Micro8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Micro8 Mounting Information Provided

### Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones and PCMCIA Cards

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	-30	V
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	V
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	160	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.78	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-2.48	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-1.98	A
Thermal Resistance – Junction-to-Ambient (Note 2.)	$R_{\theta JA}$	70	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.78	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-3.75	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-3.0	A
Thermal Resistance – Junction-to-Ambient (Note 3.)	$R_{\theta JA}$	210	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.60	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-2.10	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-1.67	A
Pulsed Drain Current (Note 5.)	$I_{DM}$	-17	A
Thermal Resistance – Junction-to-Ambient (Note 4.)	$R_{\theta JA}$	100	$^\circ\text{C/W}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.25	W
Continuous Drain Current @ $T_A = 25^\circ\text{C}$	$I_D$	-3.02	A
Continuous Drain Current @ $T_A = 70^\circ\text{C}$	$I_D$	-2.42	A
Pulsed Drain Current (Note 5.)	$I_{DM}$	-24	A
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

1. Minimum FR-4 or G-10 PCB, Time  $\leq 10$  Seconds.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Time  $\leq 10$  Seconds.
3. Minimum FR-4 or G-10 PCB, Steady State.
4. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz Cu 0.06" thick single sided), Steady State.
5. Pulse Test: Pulse Width = 300  $\mu\text{s}$ , Duty Cycle = 2%.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.





ON Semiconductor™

<http://onsemi.com>


**-2.48 AMPERES**  
**-30 VOLTS**  
**85 m $\Omega$  @  $V_{GS} = -10$  V**

### Single P-Channel



**Micro8  
CASE 846A  
STYLE 1**

### MARKING DIAGRAM & PIN ASSIGNMENT



(Top View)

Y = Year  
WW = Work Week  
AE = Device Code

### ORDERING INFORMATION

Device	Package	Shipping
NTTS2P03R2	Micro8	4000/Tape & Reel



# NTTS2P03R2

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)

Rating	Symbol	Value	Unit
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = -30 Vdc, V <sub>GS</sub> = -10 Vdc, Peak I <sub>L</sub> = -3.0 Apk, L = 65 mH, R <sub>G</sub> = 25 Ω)	E <sub>AS</sub>	292.5	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	T <sub>L</sub>	260	°C

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 6.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	-30 -	- -30	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -30 Vdc, T <sub>J</sub> = 25°C) (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = -30 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	- -	- -	-1.0 -25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = -20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	-1.0 -	-1.7 3.6	-3.0 -	Vdc
Static Drain-to-Source On-State Resistance (V <sub>GS</sub> = -10 Vdc, I <sub>D</sub> = -2.48 Adc) (V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -1.24 Adc)	R <sub>DS(on)</sub>	- -	0.063 0.100	0.085 0.135	Ω
Forward Transconductance (V <sub>DS</sub> = -15 Vdc, I <sub>D</sub> = -1.24 Adc)	g <sub>FS</sub>	-	3.1	-	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = -24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	-	500	-	pF
Output Capacitance		C <sub>oss</sub>	-	160	-	
Reverse Transfer Capacitance		C <sub>rss</sub>	-	65	-	

### SWITCHING CHARACTERISTICS (Notes 7. & 8.)

Turn-On Delay Time	(V <sub>DD</sub> = -24 Vdc, I <sub>D</sub> = -2.48 Adc, V <sub>GS</sub> = -10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	10	-	ns
Rise Time		t <sub>r</sub>	-	20	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	40	-	
Fall Time		t <sub>f</sub>	-	35	-	
Turn-On Delay Time	(V <sub>DD</sub> = -24 Vdc, I <sub>D</sub> = -1.24 Adc, V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	-	16	-	ns
Rise Time		t <sub>r</sub>	-	40	-	
Turn-Off Delay Time		t <sub>d(off)</sub>	-	30	-	
Fall Time		t <sub>f</sub>	-	30	-	
Total Gate Charge	(V <sub>DS</sub> = -24 Vdc, V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -2.48 Adc)	Q <sub>tot</sub>	-	15	22	nC
Gate-Source Charge		Q <sub>gs</sub>	-	3.2	-	
Gate-Drain Charge		Q <sub>gd</sub>	-	4.0	-	

### BODY-DRAIN DIODE RATINGS (Note 7.)

Diode Forward On-Voltage	(I <sub>S</sub> = -2.48 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = -2.48 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	- -	-0.92 -0.72	-1.3 -	Vdc
Reverse Recovery Time	(I <sub>S</sub> = -1.45 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	-	38	-	ns
		t <sub>a</sub>	-	20	-	
		t <sub>b</sub>	-	18	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.04	-	μC

6. Handling precautions to protect against electrostatic discharge is mandatory.
7. Indicates Pulse Test: Pulse Width = 300 μsec max, Duty Cycle = 2%.
8. Switching characteristics are independent of operating junction temperature.

# NTTS2P03R2




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

# NTTS2P03R2




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform

# NTTS2P03R2

## TYPICAL ELECTRICAL CHARACTERISTICS





Figure 13. Thermal Response

## INFORMATION FOR USING THE Micro8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.


- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

**TYPICAL SOLDER HEATING PROFILE**

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




**Figure 14. Typical Solder Heating Profile**

# NTTS2P03R2

## TAPE & REEL INFORMATION


### Micro-8

Dimensions are shown in millimeters (inches)



#### NOTES:

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.



#### NOTES:

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.
3. INCLUDES FLANGE DISTORTION AT OUTER EDGE.
4. DIMENSION MEASURED AT INNER HUB.

# NTUD01N02

## Product Preview

### Power MOSFET 100 mAmps, 20 Volts Dual N-Channel SC-88

- 2.5 V Gate Drive with Low On-Resistance
- Low Threshold Voltage:  $V_{th} = 0.5$  to 1.5 V, Ideal for Portable
- High Speed
- Enhancement Mode
- Small Package
- Easily Designed Drive Circuits

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)



Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GSS}$	10	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	100	mA <sub>dc</sub>
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	150	mW
Channel Temperature	$T_{ch}$	150	$^\circ\text{C}$
Operating and Storage Temperature Range	$T_{stg}$	- 55 to 150	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>

**100 mAmps**  
**20 VOLTS**  
 **$R_{DS(on)} = 10 \Omega$**




SC-88/SOT-363  
CASE 419B  
STYLE 1



N02 = Device Code  
D = Date Code

#### PIN ASSIGNMENT



Top View

#### ORDERING INFORMATION

Device	Package	Shipping
NTUD01N02	SC-88	3000 Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

## NTUD01N02

### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

#### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 100 μA)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Drain Cut-off Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	–	–	1.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = 10 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	1.0	μAdc

#### ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 0.1 mAdc)	V <sub>th</sub>	0.5	–	1.5	Vdc
Drain-to-Source On-Resistance (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 10 mAdc)	R <sub>DS(on)</sub>	–	5.0	10	Ω
Forward Transfer Admittance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 10 mAdc)	Y <sub>FS</sub>	20	–	–	mS

#### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 3.0 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iSS</sub>	–	5.5	–	pF
Output Capacitance	(V <sub>DS</sub> = 3.0 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>oSS</sub>	–	25	–	
Reverse Transfer Capacitance	(V <sub>DS</sub> = 3.0 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>rSS</sub>	–	1.6	–	

#### SWITCHING CHARACTERISTICS

Turn-On Delay Time	(V <sub>DD</sub> = 3.0 Vdc, I <sub>D</sub> = 10 mAdc, V <sub>GS</sub> = 0 to 2.5 Vdc)	t <sub>on</sub>	–	0.14	–	μs
Turn-Off Delay Time		t <sub>off</sub>	–	0.14	–	



# 2N7000

Preferred Device

## Small Signal MOSFET 200 mAmps, 60 Volts N-Channel TO-92



ON Semiconductor

<http://onsemi.com>



**200 mAmps**  
**60 Volts**  
**RDS(on) = 5 Ω**

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0 M\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage – Continuous – Non-repetitive ( $t_p \leq 50 \mu s$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current – Continuous – Pulsed	$I_D$ $I_{DM}$	200 500	mA <sub>dc</sub>
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	$P_D$	350 2.8	mW mW/ $^\circ C$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ C$


### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	357	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes, 1/16" from case for 10 seconds	$T_L$	300	$^\circ C$



TO-92  
CASE 29  
Style 22

### MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year  
WW = Work Week

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 266 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

## 2N7000

### ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

#### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 10 μA <sub>dc</sub> )	V <sub>(BR)DSS</sub>	60	–	V <sub>dc</sub>
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 48 V <sub>dc</sub> , V <sub>GS</sub> = 0) (V <sub>DS</sub> = 48 V <sub>dc</sub> , V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	1.0	μA <sub>dc</sub> mA <sub>dc</sub>
Gate–Body Leakage Current, Forward (V <sub>GSS</sub> = 15 V <sub>dc</sub> , V <sub>DS</sub> = 0)	I <sub>GSSF</sub>	–	–10	nA <sub>dc</sub>

#### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA <sub>dc</sub> )	V <sub>GS(th)</sub>	0.8	3.0	V <sub>dc</sub>
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 V <sub>dc</sub> , I <sub>D</sub> = 0.5 A <sub>dc</sub> ) (V <sub>GS</sub> = 4.5 V <sub>dc</sub> , I <sub>D</sub> = 75 mA <sub>dc</sub> )	r <sub>DS(on)</sub>	–	5.0 6.0	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 V <sub>dc</sub> , I <sub>D</sub> = 0.5 A <sub>dc</sub> ) (V <sub>GS</sub> = 4.5 V <sub>dc</sub> , I <sub>D</sub> = 75 mA <sub>dc</sub> )	V <sub>DS(on)</sub>	–	2.5 0.45	V <sub>dc</sub>
On–State Drain Current (V <sub>GS</sub> = 4.5 V <sub>dc</sub> , V <sub>DS</sub> = 10 V <sub>dc</sub> )	I <sub>d(on)</sub>	75	–	mA <sub>dc</sub>
Forward Transconductance (V <sub>DS</sub> = 10 V <sub>dc</sub> , I <sub>D</sub> = 200 mA <sub>dc</sub> )	g <sub>fs</sub>	100	–	μmhos

#### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	60	pF
Output Capacitance		C <sub>oss</sub>	–	25	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	5.0	

#### SWITCHING CHARACTERISTICS (Note 1.)

Turn–On Delay Time	(V <sub>DD</sub> = 15 V, I <sub>D</sub> = 500 mA, R <sub>G</sub> = 25 Ω, R <sub>L</sub> = 30 Ω, V <sub>gen</sub> = 10 V)	t <sub>on</sub>	–	10	ns
Turn–Off Delay Time		t <sub>off</sub>	–	10	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

# 2N7000




Figure 1. Ohmic Region




Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain-Source On-Resistance




Figure 4. Temperature versus Gate Threshold Voltage

## ORDERING INFORMATION

Device	Package	Shipping
2N7000	TO-92	1000 Unit/Box
2N7000RLRA	TO-92	2000 Tape & Reel
2N7000RLRM	TO-92	2000 Ammo Pack
2N7000RLRP	TO-92	2000 Ammo Pack
2N7000ZL1	TO-92	2000 Ammo Pack

# 2N7002LT1

Preferred Device

## Small Signal MOSFET 115 mAmps, 60 Volts N-Channel SOT-23



ON Semiconductor™

<http://onsemi.com>

**115 mAmps**  
**60 Volts**  
**RDS(on) = 7.5 Ω**



### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	60	Vdc
Drain Current – Continuous T <sub>C</sub> = 25°C (Note 1.) T <sub>C</sub> = 100°C (Note 1.) – Pulsed (Note 2.)	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	±115 ±75 ±800	mAdc
Gate-Source Voltage – Continuous – Non-repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Vdc Vpk

### THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Total Device Dissipation FR-5 Board (Note 3.) T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	225 1.8	mW mW/°C
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>	556	°C/W
Total Device Dissipation Alumina Substrate, (Note 4.) T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	300 2.4	mW mW/°C
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>	417	°C/W
Junction and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C

1. The Power Dissipation of the package may result in a lower continuous drain current.
2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
3. FR-5 = 1.0 x 0.75 x 0.062 in.
4. Alumina = 0.4 x 0.3 x 0.025 in 99.5% alumina.



**SOT-23**  
**CASE 318**  
**STYLE 21**

### MARKING DIAGRAM & PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
2N7002LT1	SOT-23	3000 Tape & Reel
2N7002LT3	SOT-23	10,000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

## 2N7002LT1

### ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

#### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage ( $V_{GS} = 0, I_D = 10 \mu\text{A}_{dc}$ )	$V_{(BR)DSS}$	60	–	–	Vdc
Zero Gate Voltage Drain Current ( $V_{GS} = 0, V_{DS} = 60 \text{ Vdc}$ )	$I_{DSS}$	– –	– –	1.0 500	$\mu\text{A}_{dc}$
Gate–Body Leakage Current, Forward ( $V_{GS} = 20 \text{ Vdc}$ )	$I_{GSSF}$	–	–	100	nA <sub>dc</sub>
Gate–Body Leakage Current, Reverse ( $V_{GS} = -20 \text{ Vdc}$ )	$I_{GSSR}$	–	–	-100	nA <sub>dc</sub>

#### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage ( $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}_{dc}$ )	$V_{GS(th)}$	1.0	–	2.5	Vdc
On–State Drain Current ( $V_{DS} \geq 2.0 V_{DS(on)}, V_{GS} = 10 \text{ Vdc}$ )	$I_{D(on)}$	500	–	–	mA
Static Drain–Source On–State Voltage ( $V_{GS} = 10 \text{ Vdc}, I_D = 500 \text{ mA}_{dc}$ ) ( $V_{GS} = 5.0 \text{ Vdc}, I_D = 50 \text{ mA}_{dc}$ )	$V_{DS(on)}$	– –	– –	3.75 0.375	Vdc
Static Drain–Source On–State Resistance ( $V_{GS} = 10 \text{ V}, I_D = 500 \text{ mA}_{dc}$ ) $T_C = 25^\circ\text{C}$ ( $V_{GS} = 10 \text{ V}, I_D = 500 \text{ mA}_{dc}$ ) $T_C = 125^\circ\text{C}$ ( $V_{GS} = 5.0 \text{ Vdc}, I_D = 50 \text{ mA}_{dc}$ ) $T_C = 25^\circ\text{C}$ ( $V_{GS} = 5.0 \text{ Vdc}, I_D = 50 \text{ mA}_{dc}$ ) $T_C = 125^\circ\text{C}$	$r_{DS(on)}$	– – – –	– – – –	7.5 13.5 7.5 13.5	Ohms
Forward Transconductance ( $V_{DS} \geq 2.0 V_{DS(on)}, I_D = 200 \text{ mA}_{dc}$ )	$g_{FS}$	80	–	–	mmhos

#### DYNAMIC CHARACTERISTICS

Input Capacitance ( $V_{DS} = 25 \text{ Vdc}, V_{GS} = 0, f = 1.0 \text{ MHz}$ )	$C_{iss}$	–	–	50	pF
Output Capacitance ( $V_{DS} = 25 \text{ Vdc}, V_{GS} = 0, f = 1.0 \text{ MHz}$ )	$C_{oss}$	–	–	25	pF
Reverse Transfer Capacitance ( $V_{DS} = 25 \text{ Vdc}, V_{GS} = 0, f = 1.0 \text{ MHz}$ )	$C_{rss}$	–	–	5.0	pF

#### SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	$(V_{DD} = 25 \text{ Vdc}, I_D \cong 500 \text{ mA}_{dc},$ $R_G = 25 \Omega, R_L = 50 \Omega, V_{gen} = 10 \text{ V})$	$t_{d(on)}$	–	–	20	ns
Turn–Off Delay Time		$t_{d(off)}$	–	–	40	ns

#### BODY–DRAIN DIODE RATINGS

Diode Forward On–Voltage ( $I_S = 11.5 \text{ mA}_{dc}, V_{GS} = 0 \text{ V}$ )	$V_{SD}$	–	–	-1.5	Vdc
Source Current Continuous (Body Diode)	$I_S$	–	–	-115	mA <sub>dc</sub>
Source Current Pulsed	$I_{SM}$	–	–	-800	mA <sub>dc</sub>

2. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Ohmic Region




Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain-Source On-Resistance





Figure 4. Temperature versus Gate Threshold Voltage

## INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SOT-23 POWER DISSIPATION

The power dissipation of the SOT-23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{556^\circ\text{C/W}} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# BS107, BS107A

Preferred Device

## Small Signal MOSFET 250 mAmps, 200 Volts N-Channel TO-92



ON Semiconductor



<http://onsemi.com>

**250 mAmps**  
**200 Volts**  
**RDS(on) = 14 Ω (BS107)**  
**RDS(on) = 6.4 Ω (BS107A)**

### MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	200	Vdc
Gate-Source Voltage – Continuous – Non-repetitive ( $t_p \leq 50 \mu s$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 30$	Vdc Vpk
Drain Current Continuous (Note 1.) Pulsed (Note 2.)	$I_D$ $I_{DM}$	250 500	mA <sub>dc</sub>
Total Device Dissipation @ $T_A = 25^\circ C$ Derate above $25^\circ C$	$P_D$	350	mW
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$

1. The Power Dissipation of the package may result in a lower continuous drain current.
2. Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2.0\%$ .



TO-92  
CASE 29  
Style 30

### MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year  
WW = Work Week

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 274 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.



# BS107, BS107A

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Zero-Gate-Voltage Drain Current ( $V_{DS} = 130\text{ Vdc}$ , $V_{GS} = 0$ )	$I_{DSS}$	–	–	30	nAdc
Drain-Source Breakdown Voltage ( $V_{GS} = 0$ , $I_D = 100\ \mu\text{Adc}$ )	$V_{(BR)DSX}$	200	–	–	Vdc
Gate Reverse Current ( $V_{GS} = 15\text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSS}$	–	0.01	10	nAdc

### ON CHARACTERISTICS (Note 3.)

Gate Threshold Voltage ( $I_D = 1.0\text{ mAdc}$ , $V_{DS} = V_{GS}$ )	$V_{GS(Th)}$	1.0	–	3.0	Vdc
Static Drain-Source On Resistance	$r_{DS(on)}$				Ohms
BS107 ( $V_{GS} = 2.6\text{ Vdc}$ , $I_D = 20\text{ mAdc}$ )		–	–	28	
( $V_{GS} = 10\text{ Vdc}$ , $I_D = 200\text{ mAdc}$ )		–	–	14	
BS107A ( $V_{GS} = 10\text{ Vdc}$ )		–	4.5	6.0	
( $I_D = 100\text{ mAdc}$ )		–	4.8	6.4	
( $I_D = 250\text{ mAdc}$ )		–	–	–	

### SMALL-SIGNAL CHARACTERISTICS

Input Capacitance ( $V_{DS} = 25\text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0\text{ MHz}$ )	$C_{iss}$	–	60	–	pF
Reverse Transfer Capacitance ( $V_{DS} = 25\text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0\text{ MHz}$ )	$C_{rss}$	–	6.0	–	pF
Output Capacitance ( $V_{DS} = 25\text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0\text{ MHz}$ )	$C_{oss}$	–	30	–	pF
Forward Transconductance ( $V_{DS} = 25\text{ Vdc}$ , $I_D = 250\text{ mAdc}$ )	$g_{fs}$	200	400	–	mmhos

### SWITCHING CHARACTERISTICS

Turn-On Time	$t_{on}$	–	6.0	15	ns
Turn-Off Time	$t_{off}$	–	12	15	ns

3. Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## RESISTIVE SWITCHING




Figure 1. Switching Test Circuit




Figure 2. Switching Waveforms

# BS107, BS107A




Figure 3. On Voltage versus Temperature




Figure 4. Capacitance Variation




Figure 5. Transfer Characteristic




Figure 6. Output Characteristic




Figure 7. Saturation Characteristic

# BS107, BS107A

## ORDERING INFORMATION

<b>Device</b>	<b>Package</b>	<b>Shipping</b>
BS107	TO-92	1000 Unit/Box
BS107RLRA	TO-92	2000 Tape & Reel
BS107RL1	TO-92	2000 Tape & Reel
BS107A	TO-92	1000 Units/Box
BS107ARLRM	TO-92	2000 Ammo Pack
BS107ARLRP	TO-92	2000 Ammo Pack
BS107ARL1	TO-92	2000 Tape & Reel

# BS108

Preferred Device

## Small Signal MOSFET 250 mAmps, 200 Volts, Logic Level

### N-Channel TO-92

This MOSFET is designed for high voltage, high speed switching applications such as line drivers, relay drivers, CMOS logic, microprocessor or TTL to high voltage interface and high voltage display drivers.

- Low Drive Requirement,  $V_{GS} = 3.0\text{ V max}$
- Inherent Current Sharing Capability Permits Easy Paralleling of many Devices

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	200	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
Drain Current Continuous (Note 1.) Pulsed (Note 2.)	$I_D$ $I_{DM}$	250 500	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $T_A = 25^\circ\text{C}$	$P_D$	350 6.4	mW mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

1. The Power Dissipation of the package may result in a lower continuous drain current.
2. Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .





ON Semiconductor

<http://onsemi.com>


**250 mAmps**  
**200 VOLTS**  
 **$R_{DS(on)} = 8\ \Omega$**

N-Channel



TO-92  
CASE 29  
Style 30

#### MARKING DIAGRAM & PIN ASSIGNMENT



BS108 = Device Code  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
BS108	TO-92	1000 Units/Box
BS108ZL1	TO-92	2000 Ammo Pack

Preferred devices are recommended choices for future use and best overall value.

# BS108

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 10 μA)	V <sub>(BR)DS</sub>	200	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DSS</sub> = 130 Vdc, V <sub>GS</sub> = 0)	I <sub>DSS</sub>	–	–	30	nAdc
Gate–Body Leakage Current (V <sub>GS</sub> = 15 Vdc, V <sub>DS</sub> = 0)	I <sub>GSSF</sub>	–	–	10	nAdc
<b>ON CHARACTERISTICS (Note 3.)</b>					
Gate Threshold Voltage (I <sub>D</sub> = 1.0 mA, V <sub>DS</sub> = V <sub>GS</sub> )	V <sub>GS(th)</sub>	0.5	–	1.5	Vdc
Static Drain–to–Source On–Resistance (V <sub>GS</sub> = 2.0 Vdc, I <sub>D</sub> = 50 mA) (V <sub>GS</sub> = 2.8 Vdc, I <sub>D</sub> = 100 mA)	r <sub>DS(on)</sub>	–	–	10 8.0	Ohms
Drain Cutoff Current (V <sub>GS</sub> = 0.2 V, V <sub>DS</sub> = 70 V)	I <sub>DSX</sub>	–	–	25	μA
<b>DYNAMIC CHARACTERISTICS</b>					
Input Capacitance (V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	–	150	pF
Output Capacitance (V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>oss</sub>	–	–	30	pF
Reverse Transfer Capacitance (V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>rss</sub>	–	–	10	pF
<b>SWITCHING CHARACTERISTICS</b>					
Turn–On Time (See Figure 1)	t <sub>d(on)</sub>	–	–	15	ns
Turn–Off Time (See Figure 1)	t <sub>d(off)</sub>	–	–	15	ns

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle = 2.0%.

## RESISTIVE SWITCHING




Figure 1. Switching Test Circuit

Figure 2. Switching Waveforms

# BS170

Preferred Device

## Small Signal MOSFET 500 mAmps, 60 Volts N-Channel TO-92

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	60	Vdc
Gate-Source Voltage – Continuous – Non-repetitive ( $t_p \leq 50 \mu s$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current (Note 1.)	$I_D$	0.5	Adc
Total Device Dissipation @ $T_A = 25^\circ C$	$P_D$	350	mW
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ C$

1. The Power Dissipation of the package may result in a lower continuous drain current.





ON Semiconductor

<http://onsemi.com>


**500 mAmps**  
**60 VOLTS**  
**RDS(on) = 5  $\Omega$**

N-Channel



TO-92  
CASE 29  
Style 30

### MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year  
WW = Work Week

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 278 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

# BS170

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Gate Reverse Current ( $V_{GS} = 15\text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSS}$	–	0.01	10	nAdc
Drain–Source Breakdown Voltage ( $V_{GS} = 0$ , $I_D = 100\ \mu\text{Adc}$ )	$V_{(BR)DSS}$	60	90	–	Vdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = 1.0\text{ mAdc}$ )	$V_{GS(Th)}$	0.8	2.0	3.0	Vdc
Static Drain–Source On Resistance ( $V_{GS} = 10\text{ Vdc}$ , $I_D = 200\text{ mAdc}$ )	$r_{DS(on)}$	–	1.8	5.0	$\Omega$
Drain Cutoff Current ( $V_{DS} = 25\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ )	$I_{D(off)}$	–	–	0.5	$\mu\text{A}$
Forward Transconductance ( $V_{DS} = 10\text{ Vdc}$ , $I_D = 250\text{ mAdc}$ )	$g_{fs}$	–	200	–	mmhos

### SMALL–SIGNAL CHARACTERISTICS

Input Capacitance ( $V_{DS} = 10\text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0\text{ MHz}$ )	$C_{iss}$	–	–	60	pF
-----------------------------------------------------------------------------------------	-----------	---	---	----	----

### SWITCHING CHARACTERISTICS

Turn–On Time ( $I_D = 0.2\text{ Adc}$ ) See Figure 1	$t_{on}$	–	4.0	10	ns
Turn–Off Time ( $I_D = 0.2\text{ Adc}$ ) See Figure 1	$t_{off}$	–	4.0	10	ns

2. Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## ORDERING INFORMATION

Device	Package	Shipping
BS170	TO–92	1000 Unit/Box
BS170RLRA	TO–92	2000 Tape & Reel
BS170RLRM	TO–92	2000 Ammo Pack
BS170RLRP	TO–92	2000 Ammo Pack
BS170RL1	TO–92	2000 Tape & Reel
BS170ZL1	TO–92	2000 Ammo Pack

RESISTIVE SWITCHING




Figure 1. Switching Test Circuit




Figure 2. Switching Waveforms




Figure 3.  $V_{GS(th)}$  Normalized versus Temperature




Figure 4. On-Region Characteristics




Figure 5. Output Characteristics




Figure 6. Capacitance versus Drain-To-Source Voltage



# BSS123LT1

Preferred Device

## Power MOSFET 170 mAmps, 100 Volts N-Channel SOT-23



ON Semiconductor™

<http://onsemi.com>

**170 mAmps**  
**100 Volts**  
**RDS(on) = 6 Ω**


### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	100	Vdc
Gate-Source Voltage – Continuous – Non-repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Vdc Vpk
Drain Current Continuous (Note 1.) Pulsed (Note 2.)	I <sub>D</sub> I <sub>DM</sub>	0.17 0.68	Adc


### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR-5 Board (Note 3.) T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	225 1.8	mW mW/°C
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>	556	°C/W
Junction and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C


- The Power Dissipation of the package may result in a lower continuous drain current.
- Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
- FR-5 = 1.0 × 0.75 × 0.062 in.



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



SA = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
BSS123LT1	SOT-23	3000 Tape & Reel
BSS123LT3	SOT-23	10,000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# BSS123LT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μAdc)	V <sub>(BR)DSS</sub>	100	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0, V <sub>DS</sub> = 100 Vdc) T <sub>J</sub> = 25°C T <sub>J</sub> = 125°C	I <sub>DSS</sub>	– –	– –	15 60	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	50	nAdc

### ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mAdc)	V <sub>GS(th)</sub>	0.8	–	2.8	Vdc
Static Drain-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 100 mAdc)	r <sub>DS(on)</sub>	–	5.0	6.0	Ω
Forward Transconductance (V <sub>DS</sub> = 25 Vdc, I <sub>D</sub> = 100 mAdc)	g <sub>fs</sub>	80	–	–	mmhos

### DYNAMIC CHARACTERISTICS

Input Capacitance (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	20	–	pF
Output Capacitance (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>oss</sub>	–	9.0	–	pF
Reverse Transfer Capacitance (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>rss</sub>	–	4.0	–	pF

### SWITCHING CHARACTERISTICS(4)

Turn-On Delay Time	(V <sub>CC</sub> = 30 Vdc, I <sub>C</sub> = 0.28 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>GS</sub> = 50 Ω)	t <sub>d(on)</sub>	–	20	–	ns
Turn-Off Delay Time		t <sub>d(off)</sub>	–	40	–	ns

### REVERSE DIODE

Diode Forward On-Voltage (I <sub>D</sub> = 0.34 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	–	1.3	V
----------------------------------------------------------------------------------	-----------------	---	---	-----	---

4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

# BSS123LT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Ohmic Region




Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain-Source On-Resistance





Figure 4. Temperature versus Gate Threshold Voltage

## INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SOT-23

The power dissipation of the SOT-23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{556^\circ\text{C/W}} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# BSS138LT1

Preferred Device

## Power MOSFET 200 mAmps, 50 Volts N-Channel SOT-23

Typical applications are dc-dc converters, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low Threshold Voltage ( $V_{GS(th)}$ ): 0.5V...1.5V makes it ideal for low voltage applications
- Miniature SOT-23 Surface Mount Package saves board space

### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	50	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_D$ $I_{DM}$	200 800	mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	225	mW
Operating and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	556	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**200 mAmps**  
**50 VOLTS**  
 **$R_{DS(on)} = 3.5 \Omega$**



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



J1 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
BSS138LT1	SOT-23	3000 Tape & Reel
BSS138LT3	SOT-23	10,000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# BSS138LT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc)	V <sub>(BR)DSS</sub>	50	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 50 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	– –	– –	0.1 0.5	μAdc
Gate-Source Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±0.1	μAdc

### ON CHARACTERISTICS (Note 1.)

Gate-Source Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mAdc)	V <sub>GS(th)</sub>	0.5	–	1.5	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 2.75 Vdc, I <sub>D</sub> < 200 mAdc, T <sub>A</sub> = –40°C to +85°C) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 200 mAdc)	r <sub>DS(on)</sub>	– –	5.6 –	10 3.5	Ohms
Forward Transconductance (V <sub>DS</sub> = 25 Vdc, I <sub>D</sub> = 200 mAdc, f = 1.0 kHz)	g <sub>fs</sub>	100	–	–	mmhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1 MHz)	C <sub>iSS</sub>	–	40	50	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1 MHz)	C <sub>oSS</sub>	–	12	25	
Transfer Capacitance	(V <sub>DG</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1 MHz)	C <sub>rSS</sub>	–	3.5	5.0	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 0.2 Adc,)	t <sub>d(on)</sub>	–	–	20	ns
Turn-Off Delay Time		t <sub>d(off)</sub>	–	–	20	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# BSS138LT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation with Temperature




Figure 4. Threshold Voltage Variation with Temperature




Figure 5. Gate Charge

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance versus Drain Current




Figure 8. On-Resistance versus Drain Current




Figure 9. On-Resistance versus Drain Current




Figure 10. Body Diode Forward Voltage




Figure 11. Capacitance




## INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SOT-23 POWER DISSIPATION

The power dissipation of the SOT-23 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{556^\circ\text{C/W}} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# BSS84LT1

Preferred Device

## Power MOSFET 130 mAmps, 50 Volts P-Channel SOT-23

These miniature surface mount MOSFETs reduce power loss conserve energy, making this device ideal for use in small power management circuitry. Typical applications are dc-dc converters, load switching, power management in portable and battery-powered products such as computers, printers, cellular and cordless telephones.

- Energy Efficient
- Miniature SOT-23 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	50	Vdc
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	± 20	Vdc
Drain Current – Continuous @ T <sub>A</sub> = 25°C – Pulsed Drain Current (t <sub>p</sub> ≤ 10 μs)	I <sub>D</sub> I <sub>DM</sub>	130 520	mA
Total Power Dissipation @ T <sub>A</sub> = 25°C	P <sub>D</sub>	225	mW
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 55 to 150	°C
Thermal Resistance – Junction-to-Ambient	R <sub>θJA</sub>	556	°C/W
Maximum Lead Temperature for Soldering Purposes, for 10 seconds	T <sub>L</sub>	260	°C




ON Semiconductor™

<http://onsemi.com>


**130 mAmps**  
**50 VOLTS**  
**RDS(on) = 10 Ω**



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



PD = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
BSS84LT1	SOT-23	3000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# BSS84LT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc)	V <sub>(BR)DSS</sub>	50	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 50 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 50 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	0.1 15 60	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±60	μAdc

## ON CHARACTERISTICS (Note 1.)

Gate-Source Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mAdc)	V <sub>GS(th)</sub>	0.8	–	2.0	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 100 mAdc)	r <sub>DS(on)</sub>	–	5.0	10	Ohms
Transfer Admittance (V <sub>DS</sub> = 25 Vdc, I <sub>D</sub> = 100 mAdc, f = 1.0 kHz)	y <sub>fs</sub>	50	–	–	mS

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 Vdc)	C <sub>iss</sub>	–	30	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 Vdc)	C <sub>oss</sub>	–	10	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 Vdc)	C <sub>rss</sub>	–	5.0	–	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = -15 Vdc, I <sub>D</sub> = -2.5 Adc, R <sub>L</sub> = 50 Ω)	t <sub>d(on)</sub>	–	2.5	–	ns
Rise Time		t <sub>r</sub>	–	1.0	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	16	–	
Fall Time		t <sub>f</sub>	–	8.0	–	
Gate Charge		Q <sub>T</sub>	–	6000	–	pC

## SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	0.130	A
Pulsed Current	I <sub>SM</sub>	–	–	0.520	
Forward Voltage (Note 2.)	V <sub>SD</sub>	–	2.5	–	V

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Transfer Characteristics




Figure 2. On-Region Characteristics

# BSS84LT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current




Figure 5. On-Resistance Variation with Temperature




Figure 6. Gate Charge





Figure 7. Body Diode Forward Voltage

**INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-23 POWER DISSIPATION**

The power dissipation of the SOT-23 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{556^\circ\text{C/W}} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MGP15N35CL, MGB15N35CL

Preferred Device

## Ignition IGBT 15 Amps, 350 Volts N-Channel TO-220 and D2PAK

This Logic Level Insulated Gate Bipolar Transistor (IGBT) features monolithic circuitry integrating ESD and Over-Voltage clamped protection for use in inductive coil drivers applications. Primary uses include Ignition, Direct Fuel Injection, or wherever high voltage and high current switching is required.

- Ideal for Coil-On-Plug, IGBT-On-Coil, or Distributorless Ignition System Applications
- High Pulsed Current Capability up to 50 A
- Gate-Emitter ESD Protection
- Temperature Compensated Gate-Collector Voltage Clamp Limits Stress Applied to Load
- Integrated ESD Diode Protection
- Low Threshold Voltage to Interface Power Loads to Logic or Microprocessor Devices
- Low Saturation Voltage
- Optional Gate Resistor ( $R_G$ )

### MAXIMUM RATINGS ( $-55^{\circ}\text{C} \leq T_J \leq 175^{\circ}\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CES}$	380	$V_{DC}$
Collector-Gate Voltage	$V_{CER}$	380	$V_{DC}$
Gate-Emitter Voltage	$V_{GE}$	22	$V_{DC}$
Collector Current-Continuous @ $T_C = 25^{\circ}\text{C}$ - Pulsed	$I_C$	15 50	$A_{DC}$ $A_{AC}$
ESD (Human Body Model) $R = 1500 \Omega$ , $C = 100 \text{ pF}$	ESD	8.0	kV
ESD (Machine Model) $R = 0 \Omega$ , $C = 200 \text{ pF}$	ESD	800	V
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$	150 1.0	Watts $W/^{\circ}\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	$^{\circ}\text{C}$

### UNCLAMPED COLLECTOR-TO-EMITTER AVALANCHE

#### CHARACTERISTICS ( $-55^{\circ}\text{C} \leq T_J \leq 175^{\circ}\text{C}$ )


Characteristic	Symbol	Value	Unit
Single Pulse Collector-to-Emitter Avalanche Energy $V_{CC} = 50 \text{ V}$ , $V_{GE} = 5.0 \text{ V}$ , $Pk I_L = 17.4 \text{ A}$ , $L = 2.0 \text{ mH}$ , Starting $T_J = 25^{\circ}\text{C}$ $V_{CC} = 50 \text{ V}$ , $V_{GE} = 5.0 \text{ V}$ , $Pk I_L = 14.2 \text{ A}$ , $L = 2.0 \text{ mH}$ , Starting $T_J = 150^{\circ}\text{C}$	$E_{AS}$	300 200	mJ
Reverse Avalanche Energy $V_{CC} = 100 \text{ V}$ , $V_{GE} = 20 \text{ V}$ , $L = 3.0 \text{ mH}$ , $Pk I_L = 25.8 \text{ A}$ , Starting $T_J = 25^{\circ}\text{C}$	$E_{AS(R)}$	1000	mJ




ON Semiconductor™

<http://onsemi.com>

**15 AMPERES**  
**350 VOLTS (Clamped)**  
 **$V_{CE(on)} @ 10 \text{ A} = 1.8 \text{ V Max}$**



### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
MGP15N35CL	TO-220	50 Units/Rail
MGB15N35CLT4	D2PAK	800 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MGP15N35CL, MGB15N35CL

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Thermal Resistance, Junction to Ambient	TO-220 $R_{\theta JA}$	62.5	
	D <sup>2</sup> PAK (Note 1.) $R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	$T_L$	275	°C

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Test Conditions	Temperature	Min	Typ	Max	Unit
----------------	--------	-----------------	-------------	-----	-----	-----	------

### OFF CHARACTERISTICS

Collector–Emitter Clamp Voltage	$BV_{CES}$	$I_C = 2.0 \text{ mA}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	320	350	380	$V_{DC}$
		$I_C = 10 \text{ mA}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	330	360	380	
Zero Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 300 \text{ V},$ $V_{GE} = 0 \text{ V}$	$T_J = 25^\circ\text{C}$	–	1.5	20	$\mu\text{A}_{DC}$
			$T_J = 150^\circ\text{C}$	–	10	40*	
			$T_J = -40^\circ\text{C}$	–	0.7	1.5	
Reverse Collector–Emitter Leakage Current	$I_{ECS}$	$V_{CE} = -24 \text{ V}$	$T_J = 25^\circ\text{C}$	–	0.35	1.0	mA
			$T_J = 150^\circ\text{C}$	–	8.0	15*	
			$T_J = -40^\circ\text{C}$	–	0.05	0.5	
Reverse Collector–Emitter Clamp Voltage	$BV_{CES(R)}$	$I_C = -75 \text{ mA}$	$T_J = 25^\circ\text{C}$	25	33	50	$V_{DC}$
			$T_J = 150^\circ\text{C}$	25	36	50	
			$T_J = -40^\circ\text{C}$	25	30	50	
Gate–Emitter Clamp Voltage	$BV_{GES}$	$I_G = 5.0 \text{ mA}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	17	20	22	$V_{DC}$
Gate–Emitter Leakage Current	$I_{GES}$	$V_{GE} = 10 \text{ V}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	384	600	1000	$\mu\text{A}_{DC}$
Gate Resistor (Optional)	$R_G$	–	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	–	70	–	$\Omega$
Gate Emitter Resistor	$R_{GE}$	–	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	10	16	26	k $\Omega$

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage	$V_{GE(th)}$	$I_C = 1.0 \text{ mA},$ $V_{GE} = V_{CE}$	$T_J = 25^\circ\text{C}$	1.4	1.7	2.0	$V_{DC}$
			$T_J = 150^\circ\text{C}$	0.75	1.1	1.4	
			$T_J = -40^\circ\text{C}$	1.6	1.9	2.1*	
Threshold Temperature Coefficient (Negative)	–	–	–	–	4.4	–	mV/°C

1. When surface mounted to an FR4 board using the minimum recommended pad size.

2. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

\*Maximum Value of Characteristic across Temperature Range.

# MGP15N35CL, MGB15N35CL

## ELECTRICAL CHARACTERISTICS (continued)

Characteristic	Symbol	Test Conditions	Temperature	Min	Typ	Max	Unit
<b>ON CHARACTERISTICS (continued)</b> (Note 3.)							
Collector-to-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 6.0 \text{ A}$ , $V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.0	1.3	1.6	$V_{DC}$
			$T_J = 150^\circ\text{C}$	0.9	1.2	1.5	
			$T_J = -40^\circ\text{C}$	1.1	1.4	1.7*	
		$I_C = 10 \text{ A}$ , $V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.3	1.6	1.9	
			$T_J = 150^\circ\text{C}$	1.2	1.5	1.8	
			$T_J = -40^\circ\text{C}$	1.3	1.6	1.9*	
		$I_C = 15 \text{ A}$ , $V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.6	1.95	2.25	
			$T_J = 150^\circ\text{C}$	1.7	2.0	2.3*	
			$T_J = -40^\circ\text{C}$	1.6	1.9	2.2	
		$I_C = 20 \text{ A}$ , $V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.9	2.2	2.5	
			$T_J = 150^\circ\text{C}$	2.1	2.4	2.7*	
			$T_J = -40^\circ\text{C}$	1.85	2.15	2.45	
$I_C = 25 \text{ A}$ , $V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	2.1	2.5	2.9			
	$T_J = 150^\circ\text{C}$	2.5	2.9	3.3*			
	$T_J = -40^\circ\text{C}$	2.0	2.4	2.8			
Collector-to-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 10 \text{ A}$ , $V_{GE} = 4.5 \text{ V}$	$T_J = 150^\circ\text{C}$	–	1.5	1.8	$V_{DC}$
Forward Transconductance	gfs	$V_{CE} = 5.0 \text{ V}$ , $I_C = 6.0 \text{ A}$	$T_J = -40^\circ\text{C}$ to $150^\circ\text{C}$	8.0	15	25	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	$C_{ISS}$	$V_{CC} = 25 \text{ V}$ , $V_{GE} = 0 \text{ V}$ $f = 1.0 \text{ MHz}$	$T_J = -40^\circ\text{C}$ to $150^\circ\text{C}$	–	1000	1300	pF
Output Capacitance	$C_{OSS}$			–	100	130	
Transfer Capacitance	$C_{RSS}$			–	5.0	8.0	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-Off Delay Time (Inductive)	$t_{d(off)}$	$V_{CC} = 300 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $L = 300 \mu\text{H}$	$T_J = 25^\circ\text{C}$	–	4.0	10	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	4.5	10	
Fall Time (Inductive)	$t_f$	$V_{CC} = 300 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $L = 300 \mu\text{H}$	$T_J = 25^\circ\text{C}$	–	7.0	10	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	10	15*	
Turn-Off Delay Time (Resistive)	$t_{d(off)}$	$V_{CC} = 300 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $R_L = 46 \Omega$	$T_J = 25^\circ\text{C}$	–	4.0	10	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	4.5	10	
Fall Time (Resistive)	$t_f$	$V_{CC} = 300 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $R_L = 46 \Omega$	$T_J = 25^\circ\text{C}$	–	13	20	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	16	20	
Turn-On Delay Time	$t_{d(on)}$	$V_{CC} = 10 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $R_L = 1.5 \Omega$	$T_J = 25^\circ\text{C}$	–	1.0	1.5	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	1.0	1.5	
Rise Time	$t_r$	$V_{CC} = 10 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $R_L = 1.5 \Omega$	$T_J = 25^\circ\text{C}$	–	4.5	6.0	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	5.0	6.0	

3. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

\*Maximum Value of Characteristic across Temperature Range.



# MGP15N35CL, MGB15N35CL

## TYPICAL ELECTRICAL CHARACTERISTICS (unless otherwise noted)




Figure 1. Output Characteristics




Figure 2. Output Characteristics




Figure 3. Transfer Characteristics




Figure 4. Collector-to-Emitter Saturation Voltage vs. Junction Temperature




Figure 5. Capacitance Variation






Figure 6. Threshold Voltage vs. Temperature


# MGP15N35CL, MGB15N35CL




**Figure 7. Minimum Open Secondary Latch Current vs. Inductor**




**Figure 8. Minimum Open Secondary Latch Current vs. Temperature**




**Figure 9. Typical Open Secondary Latch Current vs. Inductor**



**Figure 10. Typical Open Secondary Latch Current vs. Temperature**




**Figure 11. Switching Speed vs. Case Temperature**




**Figure 12. Switching Speed vs. Collector Current**


# MGP15N35CL, MGB15N35CL



**Figure 13. Switching Speed vs. External Gate Resistance**




**Figure 14. Switching Speed vs. External Gate Resistance**




**Figure 15. Transient Thermal Resistance (Non-normalized Junction-to-Ambient mounted on fixture in Figure 16)**


# MGP15N35CL, MGB15N35CL



**Figure 16. Test Fixture for Transient Thermal Curve  
(48 square inches of 1/8" thick aluminum)**




**Figure 17. Single Pulse Safe Operating Area  
(Mounted on an Infinite Heatsink at  $T_C = 25^\circ\text{C}$ )**




**Figure 18. Single Pulse Safe Operating Area  
(Mounted on an Infinite Heatsink at  $T_C = 125^\circ\text{C}$ )**

# MGP15N35CL, MGB15N35CL



**Figure 19. Pulse Train Safe Operating Area  
(Mounted on an Infinite Heatsink at  $T_C = 25^\circ\text{C}$ )**



**Figure 20. Pulse Train Safe Operating Area  
(Mounted on an Infinite Heatsink at  $T_C = 125^\circ\text{C}$ )**

# MGP15N40CL, MGB15N40CL

Preferred Device

## Ignition IGBT 15 Amps, 410 Volts N-Channel TO-220 and D2PAK

This Logic Level Insulated Gate Bipolar Transistor (IGBT) features monolithic circuitry integrating ESD and Over-Voltage clamped protection for use in inductive coil drivers applications. Primary uses include Ignition, Direct Fuel Injection, or wherever high voltage and high current switching is required.

- Ideal for Coil-On-Plug, IGBT-On-Coil, or Distributorless Ignition System Applications
- High Pulsed Current Capability up to 50 A
- Gate-Emitter ESD Protection
- Temperature Compensated Gate-Collector Voltage Clamp Limits Stress Applied to Load
- Integrated ESD Diode Protection
- Low Threshold Voltage to Interface Power Loads to Logic or Microprocessor Devices
- Low Saturation Voltage
- Optional Gate Resistor ( $R_G$ )

### MAXIMUM RATINGS ( $-55^{\circ}\text{C} \leq T_J \leq 175^{\circ}\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CES}$	380	$V_{DC}$
Collector-Gate Voltage	$V_{CER}$	380	$V_{DC}$
Gate-Emitter Voltage	$V_{GE}$	22	$V_{DC}$
Collector Current-Continuous @ $T_C = 25^{\circ}\text{C}$ - Pulsed	$I_C$	15 50	$A_{DC}$ $A_{AC}$
ESD (Human Body Model) $R = 1500 \Omega$ , $C = 100 \text{ pF}$	ESD	8.0	kV
ESD (Machine Model) $R = 0 \Omega$ , $C = 200 \text{ pF}$	ESD	800	V
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$	150 1.0	Watts $W/^{\circ}\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	$^{\circ}\text{C}$

### UNCLAMPED COLLECTOR-TO-EMITTER AVALANCHE CHARACTERISTICS ( $-55^{\circ}\text{C} \leq T_J \leq 175^{\circ}\text{C}$ )


Characteristic	Symbol	Value	Unit
Single Pulse Collector-to-Emitter Avalanche Energy $V_{CC} = 50 \text{ V}$ , $V_{GE} = 5.0 \text{ V}$ , $Pk I_L = 17.4 \text{ A}$ , $L = 2.0 \text{ mH}$ , Starting $T_J = 25^{\circ}\text{C}$ $V_{CC} = 50 \text{ V}$ , $V_{GE} = 5.0 \text{ V}$ , $Pk I_L = 14.2 \text{ A}$ , $L = 2.0 \text{ mH}$ , Starting $T_J = 150^{\circ}\text{C}$	$E_{AS}$	300 200	mJ
Reverse Avalanche Energy $V_{CC} = 100 \text{ V}$ , $V_{GE} = 20 \text{ V}$ , $L = 3.0 \text{ mH}$ , $Pk I_L = 25.8 \text{ A}$ , Starting $T_J = 25^{\circ}\text{C}$	$E_{AS(R)}$	1000	mJ




ON Semiconductor™

<http://onsemi.com>

**15 AMPERES  
410 VOLTS (Clamped)  
 $V_{CE(on)} @ 10 \text{ A} = 1.8 \text{ V Max}$**



### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
MGP15N40CL	TO-220	50 Units/Rail
MGB15N40CLT4	D2PAK	800 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MGP15N40CL, MGB15N40CL

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Thermal Resistance, Junction to Ambient	TO-220 $R_{\theta JA}$	62.5	
	D <sup>2</sup> PAK (Note 1.) $R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	$T_L$	275	°C

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Test Conditions	Temperature	Min	Typ	Max	Unit
----------------	--------	-----------------	-------------	-----	-----	-----	------

### OFF CHARACTERISTICS

Collector–Emitter Clamp Voltage	$BV_{CES}$	$I_C = 2.0 \text{ mA}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	320	350	380	$V_{DC}$
		$I_C = 10 \text{ mA}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	330	360	380	
Zero Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 300 \text{ V},$ $V_{GE} = 0 \text{ V}$	$T_J = 25^\circ\text{C}$	–	1.5	20	$\mu\text{A}_{DC}$
			$T_J = 150^\circ\text{C}$	–	10	40*	
			$T_J = -40^\circ\text{C}$	–	0.7	1.5	
Reverse Collector–Emitter Leakage Current	$I_{ECS}$	$V_{CE} = -24 \text{ V}$	$T_J = 25^\circ\text{C}$	–	0.35	1.0	mA
			$T_J = 150^\circ\text{C}$	–	8.0	15*	
			$T_J = -40^\circ\text{C}$	–	0.05	0.5	
Reverse Collector–Emitter Clamp Voltage	$BV_{CES(R)}$	$I_C = -75 \text{ mA}$	$T_J = 25^\circ\text{C}$	25	33	50	$V_{DC}$
			$T_J = 150^\circ\text{C}$	25	36	50	
			$T_J = -40^\circ\text{C}$	25	30	50	
Gate–Emitter Clamp Voltage	$BV_{GES}$	$I_G = 5.0 \text{ mA}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	17	20	22	$V_{DC}$
Gate–Emitter Leakage Current	$I_{GES}$	$V_{GE} = 10 \text{ V}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	384	600	1000	$\mu\text{A}_{DC}$
Gate Resistor (Optional)	$R_G$	–	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	–	70	–	$\Omega$
Gate Emitter Resistor	$R_{GE}$	–	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	10	16	26	k $\Omega$

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage	$V_{GE(th)}$	$I_C = 1.0 \text{ mA},$ $V_{GE} = V_{CE}$	$T_J = 25^\circ\text{C}$	1.4	1.7	2.0	$V_{DC}$
			$T_J = 150^\circ\text{C}$	0.75	1.1	1.4	
			$T_J = -40^\circ\text{C}$	1.6	1.9	2.1*	
Threshold Temperature Coefficient (Negative)	–	–	–	–	4.4	–	mV/°C

1. When surface mounted to an FR4 board using the minimum recommended pad size.

2. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

\*Maximum Value of Characteristic across Temperature Range.

# MGP15N40CL, MGB15N40CL

## ELECTRICAL CHARACTERISTICS (continued)

Characteristic	Symbol	Test Conditions	Temperature	Min	Typ	Max	Unit
<b>ON CHARACTERISTICS (continued)</b> (Note 3.)							
Collector-to-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 6.0 \text{ A}$ , $V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.0	1.3	1.6	$V_{DC}$
			$T_J = 150^\circ\text{C}$	0.9	1.2	1.5	
			$T_J = -40^\circ\text{C}$	1.1	1.4	1.7*	
		$I_C = 10 \text{ A}$ , $V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.3	1.6	1.9	
			$T_J = 150^\circ\text{C}$	1.2	1.5	1.8	
			$T_J = -40^\circ\text{C}$	1.3	1.6	1.9*	
		$I_C = 15 \text{ A}$ , $V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.6	1.95	2.25	
			$T_J = 150^\circ\text{C}$	1.7	2.0	2.3*	
			$T_J = -40^\circ\text{C}$	1.6	1.9	2.2	
		$I_C = 20 \text{ A}$ , $V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.9	2.2	2.5	
			$T_J = 150^\circ\text{C}$	2.1	2.4	2.7*	
			$T_J = -40^\circ\text{C}$	1.85	2.15	2.45	
$I_C = 25 \text{ A}$ , $V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	2.1	2.5	2.9			
	$T_J = 150^\circ\text{C}$	2.5	2.9	3.3*			
	$T_J = -40^\circ\text{C}$	2.0	2.4	2.8			
Collector-to-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 10 \text{ A}$ , $V_{GE} = 4.5 \text{ V}$	$T_J = 150^\circ\text{C}$	–	1.5	1.8	$V_{DC}$
Forward Transconductance	gfs	$V_{CE} = 5.0 \text{ V}$ , $I_C = 6.0 \text{ A}$	$T_J = -40^\circ\text{C}$ to $150^\circ\text{C}$	8.0	15	25	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	$C_{ISS}$	$V_{CC} = 25 \text{ V}$ , $V_{GE} = 0 \text{ V}$ $f = 1.0 \text{ MHz}$	$T_J = -40^\circ\text{C}$ to $150^\circ\text{C}$	–	1000	1300	pF
Output Capacitance	$C_{OSS}$			–	100	130	
Transfer Capacitance	$C_{RSS}$			–	5.0	8.0	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-Off Delay Time (Inductive)	$t_{d(off)}$	$V_{CC} = 300 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $L = 300 \mu\text{H}$	$T_J = 25^\circ\text{C}$	–	4.0	10	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	4.5	10	
Fall Time (Inductive)	$t_f$	$V_{CC} = 300 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $L = 300 \mu\text{H}$	$T_J = 25^\circ\text{C}$	–	7.0	10	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	10	15*	
Turn-Off Delay Time (Resistive)	$t_{d(off)}$	$V_{CC} = 300 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $R_L = 46 \Omega$	$T_J = 25^\circ\text{C}$	–	4.0	10	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	4.5	10	
Fall Time (Resistive)	$t_f$	$V_{CC} = 300 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $R_L = 46 \Omega$	$T_J = 25^\circ\text{C}$	–	13	20	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	16	20	
Turn-On Delay Time	$t_{d(on)}$	$V_{CC} = 10 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $R_L = 1.5 \Omega$	$T_J = 25^\circ\text{C}$	–	1.0	1.5	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	1.0	1.5	
Rise Time	$t_r$	$V_{CC} = 10 \text{ V}$ , $I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega$ , $R_L = 1.5 \Omega$	$T_J = 25^\circ\text{C}$	–	4.5	6.0	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	5.0	6.0	

3. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

\*Maximum Value of Characteristic across Temperature Range.



# MGP15N40CL, MGB15N40CL

## TYPICAL ELECTRICAL CHARACTERISTICS (unless otherwise noted)




Figure 1. Output Characteristics




Figure 2. Output Characteristics




Figure 3. Transfer Characteristics




Figure 4. Collector-to-Emitter Saturation Voltage vs. Junction Temperature




Figure 5. Capacitance Variation






Figure 6. Threshold Voltage vs. Temperature


# MGP15N40CL, MGB15N40CL




**Figure 7. Minimum Open Secondary Latch Current vs. Inductor**




**Figure 8. Minimum Open Secondary Latch Current vs. Temperature**




**Figure 9. Typical Open Secondary Latch Current vs. Inductor**



**Figure 10. Typical Open Secondary Latch Current vs. Temperature**




**Figure 11. Switching Speed vs. Case Temperature**




**Figure 12. Switching Speed vs. Collector Current**


# MGP15N40CL, MGB15N40CL



**Figure 13. Switching Speed vs. External Gate Resistance**




**Figure 14. Switching Speed vs. External Gate Resistance**




**Figure 15. Transient Thermal Resistance (Non-normalized Junction-to-Ambient mounted on fixture in Figure 16)**


# MGP15N40CL, MGB15N40CL



**Figure 16. Test Fixture for Transient Thermal Curve  
(48 square inches of 1/8" thick aluminum)**




**Figure 17. Single Pulse Safe Operating Area  
(Mounted on an Infinite Heatsink at  $T_C = 25^\circ\text{C}$ )**




**Figure 18. Single Pulse Safe Operating Area  
(Mounted on an Infinite Heatsink at  $T_C = 125^\circ\text{C}$ )**

# MGP15N40CL, MGB15N40CL



**Figure 19. Pulse Train Safe Operating Area  
(Mounted on an Infinite Heatsink at  $T_C = 25^\circ\text{C}$ )**



**Figure 20. Pulse Train Safe Operating Area  
(Mounted on an Infinite Heatsink at  $T_C = 125^\circ\text{C}$ )**

# MGP19N35CL, MGB19N35CL

Preferred Device

## Ignition IGBT 19 Amps, 350 Volts N-Channel TO-220 and D2PAK

This Logic Level Insulated Gate Bipolar Transistor (IGBT) features monolithic circuitry integrating ESD and Over-Voltage clamped protection for use in inductive coil drivers applications. Primary uses include Ignition, Direct Fuel Injection, or wherever high voltage and high current switching is required.

- Ideal for IGBT-On-Coil or Distributorless Ignition System Applications
- High Pulsed Current Capability up to 50 A
- Gate-Emitter ESD Protection
- Temperature Compensated Gate-Collector Voltage Clamp Limits Stress Applied to Load
- Integrated ESD Diode Protection
- Low Threshold Voltage to Interface Power Loads to Logic or Microprocessor Devices
- Low Saturation Voltage
- Optional Gate Resistor ( $R_G$ )

**MAXIMUM RATINGS** ( $-55^{\circ}\text{C} \leq T_J \leq 175^{\circ}\text{C}$  unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CES}$	380	$V_{DC}$
Collector-Gate Voltage	$V_{CER}$	380	$V_{DC}$
Gate-Emitter Voltage	$V_{GE}$	22	$V_{DC}$
Collector Current – Continuous @ $T_C = 25^{\circ}\text{C}$ – Pulsed	$I_C$	19 50	$A_{DC}$ $A_{AC}$
ESD (Human Body Model) $R = 1500 \Omega$ , $C = 100 \text{ pF}$	ESD	8.0	kV
ESD (Machine Model) $R = 0 \Omega$ , $C = 200 \text{ pF}$	ESD	800	V
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	$P_D$	165 1.1	Watts $\text{W}/^{\circ}\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	$^{\circ}\text{C}$

### UNCLAMPED COLLECTOR-TO-EMITTER AVALANCHE

**CHARACTERISTICS** ( $-55^{\circ}\text{C} \leq T_J \leq 175^{\circ}\text{C}$ )


Characteristic	Symbol	Value	Unit
Single Pulse Collector-to-Emitter Avalanche Energy $V_{CC} = 50 \text{ V}$ , $V_{GE} = 5.0 \text{ V}$ , $P_k I_L = 22.4 \text{ A}$ , $L = 2.0 \text{ mH}$ , Starting $T_J = 25^{\circ}\text{C}$	$E_{AS}$	500	mJ
$V_{CC} = 50 \text{ V}$ , $V_{GE} = 5.0 \text{ V}$ , $P_k I_L = 17.4 \text{ A}$ , $L = 2.0 \text{ mH}$ , Starting $T_J = 150^{\circ}\text{C}$		300	
Reverse Avalanche Energy $V_{CC} = 100 \text{ V}$ , $V_{GE} = 20 \text{ V}$ , $L = 3.0 \text{ mH}$ , $P_k I_L = 25.8 \text{ A}$ , Starting $T_J = 25^{\circ}\text{C}$	$E_{AS(R)}$	1000	mJ




ON Semiconductor™

<http://onsemi.com>

**19 AMPERES  
350 VOLTS (Clamped)  
 $V_{CE(on)} @ 10 \text{ A} = 1.8 \text{ V Max}$**



### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
MGP19N35CL	TO-220	50 Units/Rail
MGB19N35CLT4	D2PAK	800 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MGP19N35CL, MGB19N35CL

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.9	°C/W
Thermal Resistance, Junction to Ambient	TO-220 $R_{\theta JA}$	62.5	
	D <sup>2</sup> PAK (Note 1.) $R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	$T_L$	275	°C

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Test Conditions	Temperature	Min	Typ	Max	Unit
----------------	--------	-----------------	-------------	-----	-----	-----	------

## OFF CHARACTERISTICS

Collector–Emitter Clamp Voltage	$BV_{CES}$	$I_C = 2.0 \text{ mA}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	320	350	380	$V_{DC}$
			$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	330	360	380	
Zero Gate Voltage Collector Current	$I_{CES}$	$V_{CE} = 300 \text{ V},$ $V_{GE} = 0 \text{ V}$	$T_J = 25^\circ\text{C}$	–	1.5	20	$\mu\text{ADC}$
			$T_J = 150^\circ\text{C}$	–	15	40*	
			$T_J = -40^\circ\text{C}$	–	0.7	1.5	
Reverse Collector–Emitter Leakage Current	$I_{ECS}$	$V_{CE} = -24 \text{ V}$	$T_J = 25^\circ\text{C}$	–	0.35	1.0	mA
			$T_J = 150^\circ\text{C}$	–	10	20*	
			$T_J = -40^\circ\text{C}$	–	0.05	0.5	
Reverse Collector–Emitter Clamp Voltage	$BV_{CES(R)}$	$I_C = -75 \text{ mA}$	$T_J = 25^\circ\text{C}$	25	33	50	$V_{DC}$
			$T_J = 150^\circ\text{C}$	25	36	50	
			$T_J = -40^\circ\text{C}$	25	30	50	
Gate–Emitter Clamp Voltage	$BV_{GES}$	$I_G = 5.0 \text{ mA}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	17	20	22	$V_{DC}$
Gate–Emitter Leakage Current	$I_{GES}$	$V_{GE} = 10 \text{ V}$	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	384	500	1000	$\mu\text{ADC}$
Gate Resistor (Optional)	$R_G$	–	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	–	70	–	$\Omega$
Gate Emitter Resistor	$R_{GE}$	–	$T_J = -40^\circ\text{C to } 150^\circ\text{C}$	10	20	26	k $\Omega$

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage	$V_{GE(th)}$	$I_C = 1.0 \text{ mA},$ $V_{GE} = V_{CE}$	$T_J = 25^\circ\text{C}$	1.4	1.7	2.0	$V_{DC}$
			$T_J = 150^\circ\text{C}$	0.75	1.1	1.4	
			$T_J = -40^\circ\text{C}$	1.6	1.9	2.1*	
Threshold Temperature Coefficient (Negative)	–	–	–	–	4.4	–	mV/°C

1. When surface mounted to an FR4 board using the minimum recommended pad size.

2. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

\*Maximum Value of Characteristic across Temperature Range.

# MGP19N35CL, MGB19N35CL

## ELECTRICAL CHARACTERISTICS (continued)

Characteristic	Symbol	Test Conditions	Temperature	Min	Typ	Max	Unit
----------------	--------	-----------------	-------------	-----	-----	-----	------

### ON CHARACTERISTICS (continued) (Note 3.)

Collector-to-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 6.0 \text{ A}, V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.0	1.25	1.6	$V_{DC}$
			$T_J = 150^\circ\text{C}$	0.8	1.05	1.4	
			$T_J = -40^\circ\text{C}$	1.15	1.4	1.75*	
		$I_C = 10 \text{ A}, V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.2	1.5	1.8	
			$T_J = 150^\circ\text{C}$	1.0	1.3	1.6	
			$T_J = -40^\circ\text{C}$	1.3	1.6	1.9*	
		$I_C = 15 \text{ A}, V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.5	1.75	2.1	
			$T_J = 150^\circ\text{C}$	1.35	1.65	1.95	
			$T_J = -40^\circ\text{C}$	1.5	1.8	2.1*	
		$I_C = 20 \text{ A}, V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	1.7	2.0	2.3	
			$T_J = 150^\circ\text{C}$	1.6	1.9	2.2	
			$T_J = -40^\circ\text{C}$	1.7	2.0	2.3*	
$I_C = 25 \text{ A}, V_{GE} = 4.0 \text{ V}$	$T_J = 25^\circ\text{C}$	2.0	2.25	2.6			
	$T_J = 150^\circ\text{C}$	2.0	2.3	2.7*			
	$T_J = -40^\circ\text{C}$	2.0	2.2	2.6			
Collector-to-Emitter On-Voltage	$V_{CE(on)}$	$I_C = 10 \text{ A}, V_{GE} = 4.5 \text{ V}$	$T_J = 150^\circ\text{C}$	–	1.3	1.8	$V_{DC}$
Forward Transconductance	gfs	$V_{CE} = 5.0 \text{ V}, I_C = 6.0 \text{ A}$	$T_J = -40^\circ\text{C}$ to $150^\circ\text{C}$	8.0	15	25	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	$C_{ISS}$	$V_{CC} = 25 \text{ V}, V_{GE} = 0 \text{ V}$ $f = 1.0 \text{ MHz}$	$T_J = -40^\circ\text{C}$ to $150^\circ\text{C}$	–	1500	1800	pF
Output Capacitance	$C_{OSS}$			–	130	160	
Transfer Capacitance	$C_{RSS}$			–	6.0	8.0	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-Off Delay Time (Inductive)	$t_{d(off)}$	$V_{CC} = 300 \text{ V}, I_C = 10 \text{ A}$ $R_G = 1.0 \text{ k}\Omega, L = 300 \mu\text{H}$	$T_J = 25^\circ\text{C}$	–	5.0	10	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	6.0	10	
Fall Time (Inductive)	$t_f$	$V_{CC} = 300 \text{ V}, I_C = 10 \text{ A}$ $R_G = 1.0 \text{ k}\Omega, L = 300 \mu\text{H}$	$T_J = 25^\circ\text{C}$	–	6.0	10	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	11	15*	
Turn-Off Delay Time (Resistive)	$t_{d(off)}$	$V_{CC} = 300 \text{ V}, I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega, R_L = 46 \Omega$	$T_J = 25^\circ\text{C}$	–	6.0	10	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	7.0	10	
Fall Time (Resistive)	$t_f$	$V_{CC} = 300 \text{ V}, I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega, R_L = 46 \Omega$	$T_J = 25^\circ\text{C}$	–	12	20	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	18	22*	
Turn-On Delay Time	$t_{d(on)}$	$V_{CC} = 10 \text{ V}, I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega, R_L = 1.5 \Omega$	$T_J = 25^\circ\text{C}$	–	1.5	2.0	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	1.5	2.0	
Rise Time	$t_r$	$V_{CC} = 10 \text{ V}, I_C = 6.5 \text{ A}$ $R_G = 1.0 \text{ k}\Omega, R_L = 1.5 \Omega$	$T_J = 25^\circ\text{C}$	–	4.0	6.0	$\mu\text{Sec}$
			$T_J = 150^\circ\text{C}$	–	5.0	6.0	

3. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

\*Maximum Value of Characteristic across Temperature Range.



# MGP19N35CL, MGB19N35CL

## TYPICAL ELECTRICAL CHARACTERISTICS (unless otherwise noted)




Figure 1. Output Characteristics




Figure 2. Output Characteristics




Figure 3. Transfer Characteristics




Figure 4. Collector-to-Emitter Saturation Voltage vs. Junction Temperature




Figure 5. Capacitance Variation






Figure 6. Threshold Voltage vs. Temperature


# MGP19N35CL, MGB19N35CL




**Figure 7. Switching Speed vs. Case Temperature**




**Figure 8. Switching Speed vs. Collector Current**




**Figure 9. Minimum Open Secondary Latch Current vs. Inductor**



**Figure 10. Minimum Open Secondary Latch Current vs. Temperature**



**Figure 11. Typical Open Secondary Latch vs. Inductor**



**Figure 12. Typical Open Secondary Latch vs. Temperature**

MGP19N35CL, MGB19N35CL




Figure 13. Transient Thermal Resistance (Non-normalized Junction-to-Ambient mounted on fixture in Figure 14)




Figure 14. Test Fixture for Transient Thermal Curve (48 square inches of 1/8" thick aluminum)

MGP19N35CL, MGB19N35CL




Figure 15. Single Pulse Safe Operating Area (Mounted on an Infinite Heatsink at  $T_C = 25^\circ\text{C}$ )




Figure 16. Single Pulse Safe Operating Area (Mounted on an Infinite Heatsink at  $T_C = 125^\circ\text{C}$ )




Figure 17. Pulse Train Safe Operating Area (Mounted on an Infinite Heatsink at  $T_C = 25^\circ\text{C}$ )




Figure 18. Pulse Train Safe Operating Area (Mounted on an Infinite Heatsink at  $T_C = 125^\circ\text{C}$ )

# MGSF1N02ELT1

Preferred Device

## Power MOSFET 750 mAmps, 20 Volts N-Channel SOT-23

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in space sensitive power management circuitry. Typical applications are dc-dc converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature SOT-23 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 8.0$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_D$ $I_{DM}$	750 2000	mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	400	mW
Operating and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	300	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**750 mAMPS**  
**20 VOLTS**  
 **$R_{DS(on)} = 85 \text{ m}\Omega$**



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



NE = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MGSF1N02ELT1	SOT-23	3000 Tape & Reel
MGSF1N02ELT3	SOT-23	10,000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MGSF1N02ELT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μA)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μA dc
Gate-Source Leakage Current (V <sub>GS</sub> = ± 8.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±0.1	μA dc

### ON CHARACTERISTICS (Note 1.)

Gate-Source Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA dc)	V <sub>GS(th)</sub>	0.5	–	1.0	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 A) (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 0.75 A)	r <sub>DS(on)</sub>	–	–	0.085 0.115	Ohms

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 Vdc, V <sub>GS</sub> = 0 V, f = 1.0 Mhz)	C <sub>iss</sub>	–	160	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 Vdc, V <sub>GS</sub> = 0 V, f = 1.0 Mhz)	C <sub>oss</sub>	–	130	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 Vdc, V <sub>GS</sub> = 0 V, f = 1.0 Mhz)	C <sub>rss</sub>	–	60	–	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 5 Vdc, I <sub>D</sub> = 1.0 A dc, R <sub>L</sub> = 5 Ω, R <sub>G</sub> = 6 Ω)	t <sub>d(on)</sub>	–	6.0	–	ns
Rise Time		t <sub>r</sub>	–	26	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	117	–	
Fall Time		t <sub>f</sub>	–	105	–	
Total Gate Charge	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 1.2 A dc, V <sub>GS</sub> = 4.0 Vdc)	Q <sub>T</sub>	–	6500	–	pC

### SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	0.6	A
Pulsed Current	I <sub>SM</sub>	–	–	0.75	
Forward Voltage (Note 2.) (V <sub>GS</sub> = 0 Vdc, I <sub>S</sub> = 0.6 A dc)	V <sub>SD</sub>	–	–	1.2	V

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Transfer Characteristics




Figure 2. On-Region Characteristics

# MGSF1N02ELT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current




Figure 5. On-Resistance Variation Over Temperature




Figure 6. Gate Charge




Figure 7. Body Diode Forward Voltage





Figure 8. Capacitance Variation

## INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SOT-23 POWER DISSIPATION

The power dissipation of the SOT-23 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 416 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{300^\circ\text{C/W}} = 416 \text{ milliwatts}$$

The 300°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 416 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



# MGSF1N02LT1

Preferred Device

## Power MOSFET 750 mAmps, 20 Volts N-Channel SOT-23

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in space sensitive power management circuitry. Typical applications are dc-dc converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature SOT-23 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_D$ $I_{DM}$	750 2000	mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	400	mW
Operating and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	300	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**750 mAMPS**  
**20 VOLTS**  
 **$R_{DS(on)} = 90 \text{ m}\Omega$**



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



N2 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MGSF1N02LT1	SOT-23	3000 Tape & Reel
MGSF1N02LT3	SOT-23	10,000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MGSF1N02LT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μAdc)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	1.7	2.4	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.2 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc)	r <sub>DS(on)</sub>	–	0.075 0.115	0.090 0.130	Ohms

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 Vdc)	C <sub>iss</sub>	–	125	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 Vdc)	C <sub>OSS</sub>	–	120	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 Vdc)	C <sub>rSS</sub>	–	45	–	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 1.0 Adc, R <sub>L</sub> = 50 Ω)	t <sub>d(on)</sub>	–	2.5	–	ns
Rise Time		t <sub>r</sub>	–	1.0	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	16	–	
Fall Time		t <sub>f</sub>	–	8.0	–	
Gate Charge (See Figure 6)		Q <sub>T</sub>	–	6000	–	pC

### SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	0.6	A
Pulsed Current	I <sub>SM</sub>	–	–	0.75	
Forward Voltage (Note 2.)	V <sub>SD</sub>	–	0.8	–	V

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Transfer Characteristics




Figure 2. On-Region Characteristics

# MGSF1N02LT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current




Figure 5. On-Resistance Variation with Temperature




Figure 6. Gate Charge




Figure 7. Body Diode Forward Voltage





Figure 8. Capacitance

**INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-23 POWER DISSIPATION**

The power dissipation of the SOT-23 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 416 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{300^\circ\text{C/W}} = 416 \text{ milliwatts}$$

The 300°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 416 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MGSF1N03LT1

Preferred Device

## Power MOSFET 750 mAmps, 30 Volts N-Channel SOT-23

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in space sensitive power management circuitry. Typical applications are dc-dc converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature SOT-23 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_D$ $I_{DM}$	750 2000	mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	400	mW
Operating and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	300	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**750 mAMPS**  
**30 VOLTS**  
 **$R_{DS(on)} = 100 \text{ m}\Omega$**



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



N3 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MGSF1N03LT1	SOT-23	3000 Tape & Reel
MGSF1N03LT3	SOT-23	10,000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MGSF1N03LT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μAdc)	V <sub>(BR)DSS</sub>	30	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	1.7	2.4	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.2 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc)	r <sub>DS(on)</sub>	–	0.08 0.125	0.10 0.145	Ohms

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 Vdc)	C <sub>iSS</sub>	–	140	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 Vdc)	C <sub>oSS</sub>	–	100	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 Vdc)	C <sub>rSS</sub>	–	40	–	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 1.0 Adc, R <sub>L</sub> = 50 Ω)	t <sub>d(on)</sub>	–	2.5	–	ns
Rise Time		t <sub>r</sub>	–	1.0	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	16	–	
Fall Time		t <sub>f</sub>	–	8.0	–	
Gate Charge (See Figure 6)		Q <sub>T</sub>	–	6000	–	pC

### SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	0.6	A
Pulsed Current	I <sub>SM</sub>	–	–	0.75	
Forward Voltage (Note 2.)	V <sub>SD</sub>	–	0.8	–	V

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Transfer Characteristics




Figure 2. On-Region Characteristics

# MGSF1N03LT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current




Figure 5. On-Resistance Variation with Temperature




Figure 6. Gate Charge




Figure 7. Body Diode Forward Voltage





Figure 8. Capacitance

**INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-23 POWER DISSIPATION**

The power dissipation of the SOT-23 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 416 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{300^\circ\text{C/W}} = 416 \text{ milliwatts}$$

The 300°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 416 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



# MGSF1P02ELT1

Preferred Device

## Power MOSFET 750 mAmps, 20 Volts P-Channel SOT-23

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in space sensitive power management circuitry. Typical applications are dc-dc converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature SOT-23 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 8.0$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_D$ $I_{DM}$	750 2000	mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	400	mW
Operating and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	300	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**750 mAMPS**  
**20 VOLTS**  
 **$R_{DS(on)} = 260 \text{ m}\Omega$**



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



PE = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MGSF1P02ELT1	SOT-23	3000 Tape & Reel
MGSF1P02ELT3	SOT-23	10,000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MGSF1P02ELT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μAdc)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 8.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	0.7	1.0	1.25	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 0.75 Adc) (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 0.5 Adc)	r <sub>DS(on)</sub>	–	0.22 0.40	0.26 0.50	Ohms

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 Vdc)	C <sub>iSS</sub>	–	140	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 Vdc)	C <sub>oSS</sub>	–	130	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 Vdc)	C <sub>rSS</sub>	–	50	–	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 5 Vdc, I <sub>D</sub> = 1.0 Adc, R <sub>L</sub> = 5 Ω, R <sub>G</sub> = 6 Ω)	t <sub>d(on)</sub>	–	9.5	–	ns
Rise Time		t <sub>r</sub>	–	32	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	200	–	
Fall Time		t <sub>f</sub>	–	200	–	
Total Gate Charge	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 1.5 Adc, V <sub>GS</sub> = 4.0 Vdc)	Q <sub>T</sub>	–	5500	–	pC

## SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	0.6	A
Pulsed Current	I <sub>SM</sub>	–	–	0.75	
Forward Voltage (Note 2.) (V <sub>GS</sub> = 0 Vdc, I <sub>S</sub> = 0.6 Adc)	V <sub>SD</sub>	–	–	1.0	V

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Transfer Characteristics




Figure 2. On-Region Characteristics

# MGSF1P02ELT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current




Figure 5. On-Resistance Variation with Temperature




Figure 6. Gate Charge




Figure 7. Body Diode Forward Voltage





Figure 8. Capacitance Variation

## INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SOT-23 POWER DISSIPATION

The power dissipation of the SOT-23 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 416 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{300^\circ\text{C/W}} = 416 \text{ milliwatts}$$

The 300°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 416 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MGSF1P02LT1

Preferred Device

## Power MOSFET 750 mAmps, 20 Volts P-Channel SOT-23

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in space sensitive power management circuitry. Typical applications are dc-dc converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature SOT-23 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_D$ $I_{DM}$	750 2000	mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	400	mW
Operating and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	300	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**750 mAMPS**  
**20 VOLTS**  
 **$R_{DS(on)} = 350 \text{ m}\Omega$**



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



PC = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MGSF1P02LT1	SOT-23	3000 Tape & Reel
MGSF1P02LT3	SOT-23	10,000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MGSF1P02LT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μAdc)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	1.7	2.4	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.5 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 0.75 Adc)	r <sub>DS(on)</sub>	–	0.235 0.375	0.350 0.500	Ohms

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 Vdc)	C <sub>iSS</sub>	–	130	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 Vdc)	C <sub>oSS</sub>	–	120	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 Vdc)	C <sub>rSS</sub>	–	60	–	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 1.0 Adc, R <sub>L</sub> = 50 Ω)	t <sub>d(on)</sub>	–	2.5	–	ns
Rise Time		t <sub>r</sub>	–	1.0	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	16	–	
Fall Time		t <sub>f</sub>	–	8.0	–	
Gate Charge (See Figure 6)		Q <sub>T</sub>	–	6000	–	pC

### SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	0.6	A
Pulsed Current	I <sub>SM</sub>	–	–	0.75	
Forward Voltage (Note 2.)	V <sub>SD</sub>	–	1.5	–	V

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Transfer Characteristics




Figure 2. On-Region Characteristics

# MGSF1P02LT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current




Figure 5. On-Resistance Variation with Temperature




Figure 6. Gate Charge




Figure 7. Body Diode Forward Voltage





Figure 8. Capacitance

**INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-23 POWER DISSIPATION**

The power dissipation of the SOT-23 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 416 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{300^\circ\text{C/W}} = 416 \text{ milliwatts}$$

The 300°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 416 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



# MGSF2P02HD

## Product Preview

### Power MOSFET 2 Amps, 20 Volts P-Channel TSOP-6

This device represents a series of Power MOSFETs which are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. These devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Miniature TSOP-6 Surface Mount Package – Saves Board Space
- Low Profile for Thin Applications such as PCMCIA Cards
- Very Low  $R_{DS(on)}$  Provides Higher Efficiency and Expands Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Diode is Characterized for Use in Bridge Circuits
- Diode Exhibits High Speed, with Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperatures
- Avalanche Energy Specified
- Package Mounting Information Provided





ON Semiconductor™

<http://onsemi.com>


**2 AMPERES**  
**20 VOLTS**  
 **$R_{DS(on)} = 175\ m\Omega$**

P-Channel




TSOP-6  
CASE 318G  
STYLE 1

**MARKING  
DIAGRAM**



3V = Device Code  
W = Work Week

**PIN ASSIGNMENT**



**ORDERING INFORMATION**

Device	Package	Shipping
MGSF2P02HDT1	TSOP-6	3000 Tape & Reel
MGSF2P02HDT3	TSOP-6	10,000 Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

## MGSF2P02HD

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	20	V
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	20	V
Gate-to-Source Voltage	V <sub>GS</sub>	±9	V
Drain Current – Continuous – Single Pulse (t <sub>p</sub> ≤ 10 μs)	I <sub>D</sub> I <sub>DM</sub>	1.3 10	A
Total Power Dissipation @ T <sub>C</sub> = 25°C	P <sub>D</sub>	400	mW
Total Power Dissipation @ T <sub>C</sub> = 85°C	P <sub>D</sub>	210	mW
Thermal Resistance – Junction to Ambient (Note 1.)	R <sub>θJA</sub>	312	°C/W
Drain Current – Continuous – Single Pulse (t <sub>p</sub> ≤ 10 μs)	I <sub>D</sub> I <sub>DM</sub>	2.9 15	A
Total Power Dissipation @ T <sub>C</sub> = 25°C	P <sub>D</sub>	2.0	W
Total Power Dissipation @ T <sub>C</sub> = 85°C	P <sub>D</sub>	1.0	W
Thermal Resistance – Junction to Ambient (Note 2.)	R <sub>θJA</sub>	62.5	°C/W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C
Single Pulse Drain Source Avalanche Energy V <sub>DD</sub> = 20 V, V <sub>GS</sub> = 4.5 Vpk, I <sub>L</sub> = 3.6 Apk, L = 25 mH, R <sub>G</sub> = 25 Ω	E <sub>AS</sub>	160	mJ

### THERMAL CHARACTERISTICS

Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 seconds	T <sub>L</sub>	260	°C
-------------------------------------------------------------------------------	----------------	-----	----

1. Minimum FR-4 or G-10 PCB, Operating to Steady State.
2. Mounted onto a 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided), Operating time ≤5 seconds.

# MGSF2P02HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μA
Gate-to-Source Leakage Current (V <sub>GS</sub> = ±9.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	±100	nAdc

## ON CHARACTERISTICS

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	0.7 –	0.95 2.2	1.4 –	Vdc mV/°C
Drain-to-Source On-Voltage (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.3 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 0.8 Adc)	R <sub>DS(on)</sub>	– –	145 220	175 280	mΩ
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 0.6 Adc)	g <sub>FS</sub>	1.3	2.0	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	225	–	pF
Output Capacitance		C <sub>oss</sub>	–	150	–	
Transfer Capacitance		C <sub>rss</sub>	–	60	–	

## SWITCHING CHARACTERISTICS

Turn-On Delay Time	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 1.2 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	15	–	nsec
Rise Time		t <sub>r</sub>	–	27	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	60	–	
Fall Time		t <sub>f</sub>	–	72	–	
Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 0.6 Adc, V <sub>GS</sub> = 2.7 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	20	–	nsec
Rise Time		t <sub>r</sub>	–	94	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	49	–	
Fall Time		t <sub>f</sub>	–	76	–	
Gate Charge	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 1.2 Adc, V <sub>GS</sub> = 4.5 Vdc)	Q <sub>T</sub>	–	5.3	7.5	nC
		Q <sub>1</sub>	–	0.7	–	
		Q <sub>2</sub>	–	2.6	–	
		Q <sub>3</sub>	–	1.9	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 1.2 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	– –	0.89 0.72	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 1.2 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	86	–	nsec
		t <sub>a</sub>	–	27	–	
		t <sub>b</sub>	–	59	–	
		Q <sub>RR</sub>	–	0.115	–	μC

NOTE: Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

# MGSF2P02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance versus Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MGSF2P02HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.


The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**



**Figure 11. Reverse Recovery Time ( $t_{rr}$ )**

# MGSF2P02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 12. Thermal Response





Figure 13. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE TSOP-6 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**TSOP-6 POWER DISSIPATION**

The power dissipation of the TSOP-6 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the TSOP-6 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 400 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{312^\circ\text{C/W}} = 400 \text{ milliwatts}$$

The 312°C/W for the TSOP-6 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 400 milliwatts. There are other alternatives to achieving higher power dissipation from the TSOP-6 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



# MGSF3442VT1

Preferred Device

## Power MOSFET 4 Amps, 20 Volts N-Channel TSOP-6

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in small power management circuitry. Typical applications are dc-dc converters, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature TSOP-6 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 8.0$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_D$ $I_{DM}$	4.0 20	A
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Mounted on FR4 $t \leq 5 \text{ sec}$	$P_D$	2.0	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™


<http://onsemi.com>

**4 AMPERES  
20 VOLTS  
 $R_{DS(on)} = 70 \text{ m}\Omega$**


N-Channel



### MARKING DIAGRAM




TSOP-6  
CASE 318G  
STYLE 1



442 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MGSF3442VT1	TSOP-6	3000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MGSF3442VT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μA)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 70°C)	I <sub>DSS</sub>	–	–	1.0 5.0	μA <sub>dc</sub>
Gate-Body Leakage Current (V <sub>GS</sub> = ± 8.0 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	±100	nA <sub>dc</sub>

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA <sub>dc</sub> )	V <sub>GS(th)</sub>	0.6	–	–	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 4.0 A) (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 3.4 A)	r <sub>DS(on)</sub>	–	0.058 0.072	0.070 0.095	Ohms

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>iSS</sub>	–	90	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>oSS</sub>	–	50	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 V)	C <sub>rSS</sub>	–	10	–	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 1.0 A, V <sub>GEN</sub> = 10 V, R <sub>L</sub> = 10 Ω)	t <sub>d(on)</sub>	–	8.0	20	ns
Rise Time		t <sub>r</sub>	–	24	40	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	36	60	
Fall Time		t <sub>f</sub>	–	10	20	
Gate Charge		Q <sub>T</sub>	–	–	–	nC

### SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	1.0	A
Pulsed Current	I <sub>SM</sub>	–	–	5.0	A
Forward Voltage (Note 2.)	V <sub>SD</sub>	–	–	1.2	V

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MGSF3442VT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. On-Resistance versus Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Source-Drain Diode Forward Voltage




Figure 8. On-Resistance versus Gate-to-Source Voltage




Figure 9. Threshold Voltage




Figure 10. Single Pulse Power





Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient

**INFORMATION FOR USING THE TSOP-6 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**TSOP-6 POWER DISSIPATION**

The power dissipation of the TSOP-6 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the TSOP-6 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ watts}$$

The 62.5°C/W for the TSOP-6 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 watts. There are other alternatives to achieving higher power dissipation from the TSOP-6 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MGSF3454VT1

Preferred Device

## Power MOSFET 4 Amps, 30 Volts N-Channel TSOP-6

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in small power management circuitry. Typical applications are dc-dc converters, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature TSOP-6 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_D$ $I_{DM}$	4.2 20	A
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Mounted on FR4 $t \leq 5$ sec	$P_D$	2.0	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™


<http://onsemi.com>

**4 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 65 \text{ m}\Omega$**


N-Channel



### MARKING DIAGRAM




TSOP-6  
CASE 318G  
STYLE 1



3P = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MGSF3454VT1	TSOP-6	3000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MGSF3454VT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μA)	V <sub>(BR)DSS</sub>	30	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 70°C)	I <sub>DSS</sub>	–	–	1.0 25	μA <sub>dc</sub>
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	±100	nA <sub>dc</sub>

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA <sub>dc</sub> )	V <sub>GS(th)</sub>	1.0	–	–	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 4.2 A) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 3.4 A)	r <sub>DS(on)</sub>	–	0.05 0.07	0.065 0.095	Ohms

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>iss</sub>	–	90	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>oss</sub>	–	50	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 V)	C <sub>rss</sub>	–	10	–	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 1.0 A, V <sub>GEN</sub> = 10 V, R <sub>L</sub> = 10 Ω)	t <sub>d(on)</sub>	–	10	20	ns
Rise Time		t <sub>r</sub>	–	15	30	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	20	35	
Fall Time		t <sub>f</sub>	–	10	20	
Gate Charge		Q <sub>T</sub>	–	–	15	nC

### SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	1.0	A
Pulsed Current	I <sub>SM</sub>	–	–	5.0	A
Forward Voltage (Note 2.)	V <sub>SD</sub>	–	–	1.2	V

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MGSF3454VT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate Charge




Figure 6. On-Resistance vs. Junction Temperature



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Source-Drain Diode Forward Voltage




Figure 8. On-Resistance vs. Gate-to-Source Voltage




Figure 9. Threshold Voltage




Figure 10. Single Pulse Power





Figure 11. Normalized Thermal Transient Impedance, Junction-to-Ambient

**INFORMATION FOR USING THE TSOP-6 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**TSOP-6 POWER DISSIPATION**

The power dissipation of the TSOP-6 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the TSOP-6 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ watts}$$

The 62.5°C/W for the TSOP-6 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 watts. There are other alternatives to achieving higher power dissipation from the TSOP-6 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MLD1N06CL

Preferred Device

## SMARTDISCRETES™ MOSFET 1 Amp, 62 Volts, Logic Level N-Channel DPAK

The MLD1N06CL is designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontrol unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in-rush current or a shorted load condition could occur.

This Logic Level Power MOSFET features current limiting for short circuit protection, integrated Gate-Source clamping for ESD protection and integral Gate-Drain clamping for over-voltage protection and Sensefet technology for low on-resistance. No additional gate series resistance is required when interfacing to the output of a MCU, but a 40 kΩ gate pulldown resistor is recommended to avoid a floating gate condition.

The internal Gate-Source and Gate-Drain clamps allow the device to be applied without use of external transient suppression components. The Gate-Source clamp protects the MOSFET input from electrostatic voltage stress up to 2.0 kV. The Gate-Drain clamp protects the MOSFET drain from the avalanche stress that occurs with inductive loads. Their unique design provides voltage clamping that is essentially independent of operating temperature.

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	Clamped	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	Clamped	Vdc
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	±10	Vdc
Drain Current – Continuous	I <sub>D</sub>	Self-limited	Adc
– Single Pulse	I <sub>DM</sub>	1.8	Apk
Total Power Dissipation	P <sub>D</sub>	40	Watts
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–50 to 150	°C
Electrostatic Discharge Voltage (Human Model)	ESD	2.0	kV

### THERMAL CHARACTERISTICS

Thermal Resistance			°C/W
– Junction to Case	R <sub>θJC</sub>	3.12	
– Junction to Ambient	R <sub>θJA</sub>	100	
– Junction to Ambient (Note 1.)	R <sub>θJA</sub>	71.4	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 sec.	T <sub>L</sub>	260	°C


1. When surface mounted to an FR4 board using the minimum recommended pad size.




ON Semiconductor

<http://onsemi.com>


**1 AMPERE**  
**62 VOLTS (Clamped)**  
**R<sub>DS(on)</sub> = 750 mΩ**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



L1N06C = Device Code  
Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MLD1N06CLT4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MLD1N06CL

## UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Rating	Symbol	Value	Unit
Single Pulse Drain-to-Source Avalanche Energy Starting $T_J = 25^\circ\text{C}$	$E_{AS}$	80	mJ

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Internally Clamped) ( $I_D = 20\text{ mAdc}$ , $V_{GS} = 0\text{ Vdc}$ ) ( $I_D = 20\text{ mAdc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 150^\circ\text{C}$ )	$V_{(BR)DSS}$	59 59	62 62	65 65	Vdc
Zero Gate Voltage Drain Current ( $V_{DS} = 45\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ ) ( $V_{DS} = 45\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 150^\circ\text{C}$ )	$I_{DSS}$	– –	0.6 6.0	5.0 20	$\mu\text{Adc}$
Gate-Source Leakage Current ( $V_G = 5.0\text{ Vdc}$ , $V_{DS} = 0\text{ Vdc}$ ) ( $V_G = 5.0\text{ Vdc}$ , $V_{DS} = 0\text{ Vdc}$ , $T_J = 150^\circ\text{C}$ )	$I_{GSS}$	– –	0.5 1.0	5.0 20	$\mu\text{Adc}$

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage ( $I_D = 250\ \mu\text{Adc}$ , $V_{DS} = V_{GS}$ ) ( $I_D = 250\ \mu\text{Adc}$ , $V_{DS} = V_{GS}$ , $T_J = 150^\circ\text{C}$ )	$V_{GS(th)}$	1.0 0.6	1.5 –	2.0 1.6	Vdc
Static Drain-to-Source On-Resistance ( $I_D = 1.0\text{ Adc}$ , $V_{GS} = 4.0\text{ Vdc}$ ) ( $I_D = 1.0\text{ Adc}$ , $V_{GS} = 5.0\text{ Vdc}$ ) ( $I_D = 1.0\text{ Adc}$ , $V_{GS} = 4.0\text{ Vdc}$ , $T_J = 150^\circ\text{C}$ ) ( $I_D = 1.0\text{ Adc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $T_J = 150^\circ\text{C}$ )	$R_{DS(on)}$	– – – –	0.63 0.59 1.1 1.0	0.75 0.75 1.9 1.8	Ohms
Static Source-to-Drain Diode Voltage ( $I_S = 1.0\text{ Adc}$ , $V_{GS} = 0\text{ Vdc}$ )	$V_{SD}$	–	1.1	1.5	Vdc
Static Drain Current Limit ( $V_{GS} = 5.0\text{ Vdc}$ , $V_{DS} = 10\text{ Vdc}$ ) ( $V_{GS} = 5.0\text{ Vdc}$ , $V_{DS} = 10\text{ Vdc}$ , $T_J = 150^\circ\text{C}$ )	$I_{D(lim)}$	2.0 1.1	2.3 1.3	2.75 1.8	Adc
Forward Transconductance ( $I_D = 1.0\text{ Adc}$ , $V_{DS} = 10\text{ Vdc}$ )	$g_{FS}$	1.0	1.4	–	mhos

### RESISTIVE SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	$(V_{DD} = 25\text{ Vdc}$ , $I_D = 1.0\text{ Adc}$ , $V_{GS(on)} = 5.0\text{ Vdc}$ , $R_{GS} = 50\text{ Ohms}$ )	$t_{d(on)}$	–	1.2	2.0	ns
Rise Time		$t_r$	–	4.0	6.0	
Turn-Off Delay Time		$t_{d(off)}$	–	4.0	6.0	
Fall Time		$t_f$	–	3.0	5.0	

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from drain lead 0.25" from package to center of die)	$L_D$	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	$L_S$	–	7.5	–	nH

- Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Switching characteristics are independent of operating junction temperature.

## MLD1N06CL




Figure 1. Output Characteristics




Figure 2. Transfer Function

### THE SMARTDISCRETES CONCEPT

From a standard power MOSFET process, several active and passive elements can be obtained that provide on-chip protection to the basic power device. Such elements require only a small increase in silicon area and/or the addition of one masking layer to the process. The resulting device exhibits significant improvements in ruggedness and reliability as well as system cost reduction. The SMARTDISCRETES device functions can now provide an economical alternative to smart power ICs for power applications requiring low on-resistance, high voltage and high current.

These devices are designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontroller unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in-rush current or a shorted load condition could occur.

### OPERATION IN THE CURRENT LIMIT MODE

The amount of time that an unprotected device can withstand the current stress resulting from a shorted load before its maximum junction temperature is exceeded is dependent upon a number of factors that include the amount of heatsinking that is provided, the size or rating of the device, its initial junction temperature, and the supply voltage. Without some form of current limiting, a shorted load can raise a device's junction temperature beyond the maximum rated operating temperature in only a few milliseconds.

Even with no heatsink, the MLD1N06CL can withstand a shorted load powered by an automotive battery (10 to 14 Volts) for almost a second if its initial operating temperature is under  $100^\circ\text{C}$ . For longer periods of operation in the current-limited mode, device heatsinking can extend operation from several seconds to indefinitely depending on the amount of heatsinking provided.

### SHORT CIRCUIT PROTECTION AND THE EFFECT OF TEMPERATURE


The on-chip circuitry of the MLD1N06CL offers an integrated means of protecting the MOSFET component from high in-rush current or a shorted load. As shown in the schematic diagram, the current limiting feature is provided by an NPN transistor and integral resistors R1 and R2. R2 senses the current through the MOSFET and forward biases the NPN transistor's base as the current increases. As the NPN turns on, it begins to pull gate drive current through R1, dropping the gate drive voltage across it, and thus lowering the voltage across the gate-to-source of the power MOSFET and limiting the current. The current limit is temperature dependent as shown in Figure 3, and decreases from about 2.3 Amps at  $25^\circ\text{C}$  to about 1.3 Amps at  $150^\circ\text{C}$ .

Since the MLD1N06CL continues to conduct current and dissipate power during a shorted load condition, it is important to provide sufficient heatsinking to limit the device junction temperature to a maximum of  $150^\circ\text{C}$ .


The metal current sense resistor R2 adds about 0.4 ohms to the power MOSFET's on-resistance, but the effect of temperature on the combination is less than on a standard MOSFET due to the lower temperature coefficient of R2. The on-resistance variation with temperature for gate voltages of 4 and 5 Volts is shown in Figure 5.

Back-to-back polysilicon diodes between gate and source provide ESD protection to greater than 2 kV, HBM. This on-chip protection feature eliminates the need for an external Zener diode for systems with potentially heavy line transients.


# MLD1N06CL




**Figure 3.  $I_{D(lim)}$  Variation With Temperature**




**Figure 4.  $R_{DS(on)}$  Variation With Gate-To-Source Voltage**



**Figure 5. On-Resistance Variation With Temperature**



**Figure 6. Single Pulse Avalanche Energy versus Junction Temperature**



**Figure 7. Drain-Source Sustaining Voltage Variation With Temperature**

# MLD1N06CL

## FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. ON Semiconductor Application Note, AN569, "Transient Thermal Resistance – General Data and Its Use" provides detailed instructions.

## MAXIMUM DC VOLTAGE CONSIDERATIONS

The maximum drain-to-source voltage that can be continuously applied across the MLD1N06CL when it is in current limit is a function of the power that must be dissipated. This power is determined by the maximum current limit at maximum rated operating temperature

(1.8 A at 150°C) and not the  $R_{DS(on)}$ . The maximum voltage can be calculated by the following equation:

$$V_{supply} = \frac{(150 - T_A)}{I_{D(lim)} (R_{\theta JC} + R_{\theta CA})}$$

where the value of  $R_{\theta CA}$  is determined by the heatsink that is being used in the application.

## DUTY CYCLE OPERATION

When operating in the duty cycle mode, the maximum drain voltage can be increased. The maximum operating temperature is related to the duty cycle (DC) by the following equation:

$$T_C = (V_{DS} \times I_D \times DC \times R_{\theta CA}) + T_A$$

The maximum value of  $V_{DS}$  applied when operating in a duty cycle mode can be approximated by:

$$V_{DS} = \frac{150 - T_C}{I_{D(lim)} \times DC \times R_{\theta JC}}$$




Figure 8. Maximum Rated Forward Bias Safe Operating Area (MLD1N06CL)




Figure 9. Thermal Response (MLD1N06CL)

## MLD1N06CL




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms

### ACTIVE CLAMPING

SMARTDISCRETES technology can provide on-chip realization of the popular gate-to-source and gate-to-drain Zener diode clamp elements. Until recently, such features have been implemented only with discrete components which consume board space and add system cost. The SMARTDISCRETES technology approach economically melds these features and the power chip with only a slight increase in chip area.

In practice, back-to-back diode elements are formed in a polysilicon region monolithically integrated with, but electrically isolated from, the main device structure. Each back-to-back diode element provides a temperature compensated voltage element of about 7.2 volts. As the polysilicon region is formed on top of silicon dioxide, the diode elements are free from direct interaction with the conduction regions of the power device, thus eliminating parasitic electrical effects while maintaining excellent thermal coupling.

To achieve high gate-to-drain clamp voltages, several voltage elements are strung together; the MLD1N06CL uses 8 such elements. Customarily, two voltage elements are used to provide a 14.4 volt gate-to-source voltage clamp. For the


MLD1N06CL, the integrated gate-to-source voltage elements provide greater than 2.0 kV electrostatic voltage protection.

The avalanche voltage of the gate-to-drain voltage clamp is set less than that of the power MOSFET device. As soon as the drain-to-source voltage exceeds this avalanche voltage, the resulting gate-to-drain Zener current builds a gate voltage across the gate-to-source impedance, turning on the power device which then conducts the current. Since virtually all of the current is carried by the power device, the gate-to-drain voltage clamp element may be small in size. This technique of establishing a temperature compensated drain-to-source sustaining voltage (Figure 7) effectively removes the possibility of drain-to-source avalanche in the power device.

The gate-to-drain voltage clamp technique is particularly useful for snubbing loads where the inductive energy would otherwise avalanche the power device. An improvement in ruggedness of at least four times has been observed when inductive energy is dissipated in the gate-to-drain clamped conduction mode rather than in the more stressful gate-to-source avalanche mode.

### TYPICAL APPLICATIONS: INJECTOR DRIVER, SOLENOIDS, LAMPS, RELAY COILS

The MLD1N06CL has been designed to allow direct interface to the output of a microcontrol unit to control an isolated load. No additional series gate resistance is required, but a 40 kΩ gate pulldown resistor is recommended to avoid a floating gate condition in the event of an MCU failure. The internal clamps allow the device to be used without any external transient suppressing components.





# MLP1N06CL

Preferred Device

## SMARTDISCRETES™ MOSFET 1 Amp, 62 Volts, Logic Level N-Channel TO-220

These SMARTDISCRETES devices feature current limiting for short circuit protection, an integral gate-to-source clamp for ESD protection and gate-to-drain clamp for over-voltage protection. No additional gate series resistance is required when interfacing to the output of a MCU, but a 40 kΩ gate pulldown resistor is recommended to avoid a floating gate condition.

The internal gate-to-source and gate-to-drain clamps allow the devices to be applied without use of external transient suppression components. The gate-to-source clamp protects the MOSFET input from electrostatic gate voltage stresses up to 2.0 kV. The gate-to-drain clamp protects the MOSFET drain from drain avalanche stresses that occur with inductive loads. This unique design provides voltage clamping that is essentially independent of operating temperature.

- Temperature Compensated Gate-to-Drain Clamp Limits Voltage Stress Applied to the Device and Protects the Load From Overvoltage
- Integrated ESD Diode Protection
- Controlled Switching Minimizes RFI
- Low Threshold Voltage Enables Interfacing Power Loads to Microprocessors

### MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	Clamped	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	Clamped	Vdc
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	±10	Vdc
Drain Current – Continuous – Single Pulse	I <sub>D</sub> I <sub>DM</sub>	Self-limited 1.8	Adc
Total Power Dissipation	P <sub>D</sub>	40	Watts
Electrostatic Discharge Voltage (Human Body Model)	ESD	2.0	kV
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-50 to 150	°C

### THERMAL CHARACTERISTICS


Thermal Resistance, Junction to Case	R <sub>θJC</sub>	3.12	°C/W
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case	T <sub>L</sub>	260	°C




ON Semiconductor™

<http://onsemi.com>


**1 AMPERE  
62 VOLTS (Clamped)  
R<sub>DS(on)</sub> = 750 mΩ**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



L1N06CL = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MLP1N06CL	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MLP1N06CL

## UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS

Rating	Symbol	Value	Unit
Single Pulse Drain-to-Source Avalanche Energy (Starting $T_J = 25^\circ\text{C}$ , $I_D = 2.0\text{ A}$ , $L = 40\text{ mH}$ ) (Figure 6)	$E_{AS}$	80	mJ

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Sustaining Voltage (Internally Clamped) ( $I_D = 20\text{ mA}$ , $V_{GS} = 0$ ) ( $I_D = 20\text{ mA}$ , $V_{GS} = 0$ , $T_J = 150^\circ\text{C}$ )	$V_{(BR)DSS}$	59 59	62 62	65 65	Vdc
Zero Gate Voltage Drain Current ( $V_{DS} = 45\text{ V}$ , $V_{GS} = 0$ ) ( $V_{DS} = 45\text{ V}$ , $V_{GS} = 0$ , $T_J = 150^\circ\text{C}$ )	$I_{DSS}$	- -	0.6 6.0	5.0 20	$\mu\text{A}_{dc}$
Gate-Body Leakage Current ( $V_G = 5.0\text{ V}$ , $V_{DS} = 0$ ) ( $V_G = 5.0\text{ V}$ , $V_{DS} = 0$ , $T_J = 150^\circ\text{C}$ )	$I_{GSS}$	- -	0.5 1.0	5.0 20	$\mu\text{A}_{dc}$

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage ( $I_D = 250\text{ }\mu\text{A}$ , $V_{DS} = V_{GS}$ ) ( $I_D = 250\text{ }\mu\text{A}$ , $V_{DS} = V_{GS}$ , $T_J = 150^\circ\text{C}$ )	$V_{GS(th)}$	1.0 0.6	1.5 -	2.0 1.6	Vdc
Static Drain-to-Source On-Resistance ( $I_D = 1.0\text{ A}$ , $V_{GS} = 4.0\text{ V}$ ) ( $I_D = 1.0\text{ A}$ , $V_{GS} = 5.0\text{ V}$ ) ( $I_D = 1.0\text{ A}$ , $V_{GS} = 4.0\text{ V}$ , $T_J = 150^\circ\text{C}$ ) ( $I_D = 1.0\text{ A}$ , $V_{GS} = 5.0\text{ V}$ , $T_J = 150^\circ\text{C}$ )	$R_{DS(on)}$	- - - -	0.63 0.59 1.1 1.0	0.75 0.75 1.9 1.8	Ohms
Forward Transconductance ( $I_D = 1.0\text{ A}$ , $V_{DS} = 10\text{ V}$ )	$g_{FS}$	1.0	1.4	-	mhos
Static Source-to-Drain Diode Voltage ( $I_S = 1.0\text{ A}$ , $V_{GS} = 0$ )	$V_{SD}$	-	1.1	1.5	Vdc
Static Drain Current Limit ( $V_{GS} = 5.0\text{ V}$ , $V_{DS} = 10\text{ V}$ ) ( $V_{GS} = 5.0\text{ V}$ , $V_{DS} = 10\text{ V}$ , $T_J = 150^\circ\text{C}$ )	$I_{D(lim)}$	2.0 1.1	2.3 1.3	2.75 1.8	A

### RESISTIVE SWITCHING CHARACTERISTICS (Note 1.)

Turn-On Delay Time	$(V_{DD} = 25\text{ V}, I_D = 1.0\text{ A},$ $V_{GS} = 5.0\text{ V}, R_G = 50\text{ Ohms})$	$t_{d(on)}$	-	1.2	2.0	$\mu\text{s}$
Rise Time		$t_r$	-	4.0	6.0	
Turn-Off Delay Time		$t_{d(off)}$	-	4.0	6.0	
Fall Time		$t_f$	-	3.0	5.0	

1. Indicates Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## MLP1N06CL




Figure 1. Output Characteristics




Figure 2. Transfer Function

### THE SMARTDISCRETES CONCEPT

From a standard power MOSFET process, several active and passive elements can be obtained that provide on-chip protection to the basic power device. Such elements require only a small increase in silicon area and/or the addition of one masking layer to the process. The resulting device exhibits significant improvements in ruggedness and reliability as well as system cost reduction. The SMARTDISCRETES device functions can now provide an economical alternative to smart power ICs for power applications requiring low on-resistance, high voltage and high current.

These devices are designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontroller unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in-rush current or a shorted load condition could occur.

### OPERATION IN THE CURRENT LIMIT MODE

The amount of time that an unprotected device can withstand the current stress resulting from a shorted load before its maximum junction temperature is exceeded is dependent upon a number of factors that include the amount of heatsinking that is provided, the size or rating of the device, its initial junction temperature, and the supply voltage. Without some form of current limiting, a shorted load can raise a device's junction temperature beyond the maximum rated operating temperature in only a few milliseconds.

Even with no heatsink, the MLP1N06CL can withstand a shorted load powered by an automotive battery (10 to 14 Volts) for almost a second if its initial operating temperature is under  $100^\circ\text{C}$ . For longer periods of operation in the current-limited mode, device heatsinking can extend operation from several seconds to indefinitely depending on the amount of heatsinking provided.

### SHORT CIRCUIT PROTECTION AND THE EFFECT OF TEMPERATURE

The on-chip circuitry of the MLP1N06CL offers an integrated means of protecting the MOSFET component from high in-rush current or a shorted load. As shown in the schematic diagram, the current limiting feature is provided by an NPN transistor and integral resistors R1 and R2. R2 senses the current through the MOSFET and forward biases the NPN transistor's base as the current increases. As the NPN turns on, it begins to pull gate drive current through R1, dropping the gate drive voltage across it, and thus lowering the voltage across the gate-to-source of the power MOSFET and limiting the current. The current limit is temperature dependent as shown in Figure 3, and decreases from about 2.3 Amps at  $25^\circ\text{C}$  to about 1.3 Amps at  $150^\circ\text{C}$ .

Since the MLP1N06CL continues to conduct current and dissipate power during a shorted load condition, it is important to provide sufficient heatsinking to limit the device junction temperature to a maximum of  $150^\circ\text{C}$ .

The metal current sense resistor R2 adds about 0.4 ohms to the power MOSFET's on-resistance, but the effect of temperature on the combination is less than on a standard MOSFET due to the lower temperature coefficient of R2. The on-resistance variation with temperature for gate voltages of 4 and 5 Volts is shown in Figure 5.

Back-to-back polysilicon diodes between gate and source provide ESD protection to greater than 2 kV, HBM. This on-chip protection feature eliminates the need for an external Zener diode for systems with potentially heavy line transients.

# MLP1N06CL




Figure 3.  $I_{D(lim)}$  Variation With Temperature




Figure 4.  $R_{DS(on)}$  Variation With Gate-To-Source Voltage




Figure 5. On-Resistance Variation With Temperature




Figure 6. Single Pulse Avalanche Energy versus Junction Temperature




Figure 7. Drain-Source Sustaining Voltage Variation With Temperature

# MLP1N06CL

## FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. ON Semiconductor Application Note, AN569, "Transient Thermal Resistance – General Data and Its Use" provides detailed instructions.

## MAXIMUM DC VOLTAGE CONSIDERATIONS

The maximum drain-to-source voltage that can be continuously applied across the MLP1N06CL when it is in current limit is a function of the power that must be dissipated. This power is determined by the maximum current limit at maximum rated operating temperature

(1.8 A at 150°C) and not the  $R_{DS(on)}$ . The maximum voltage can be calculated by the following equation:

$$V_{supply} = \frac{(150 - T_A)}{I_{D(lim)} (R_{\theta JC} + R_{\theta CA})}$$

where the value of  $R_{\theta CA}$  is determined by the heatsink that is being used in the application.

## DUTY CYCLE OPERATION

When operating in the duty cycle mode, the maximum drain voltage can be increased. The maximum operating temperature is related to the duty cycle (DC) by the following equation:

$$T_C = (V_{DS} \times I_D \times DC \times R_{\theta CA}) + T_A$$

The maximum value of  $V_{DS}$  applied when operating in a duty cycle mode can be approximated by:

$$V_{DS} = \frac{150 - T_C}{I_{D(lim)} \times DC \times R_{\theta JC}}$$




Figure 8. Maximum Rated Forward Bias Safe Operating Area (MLP1N06CL)




Figure 9. Thermal Response (MLP1N06CL)

## MLP1N06CL




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms

### ACTIVE CLAMPING

SMARTDISCRETES technology can provide on-chip realization of the popular gate-to-source and gate-to-drain Zener diode clamp elements. Until recently, such features have been implemented only with discrete components which consume board space and add system cost. The SMARTDISCRETES technology approach economically melds these features and the power chip with only a slight increase in chip area.

In practice, back-to-back diode elements are formed in a polysilicon region monolithically integrated with, but electrically isolated from, the main device structure. Each back-to-back diode element provides a temperature compensated voltage element of about 7.2 volts. As the polysilicon region is formed on top of silicon dioxide, the diode elements are free from direct interaction with the conduction regions of the power device, thus eliminating parasitic electrical effects while maintaining excellent thermal coupling.

To achieve high gate-to-drain clamp voltages, several voltage elements are strung together; the MLP1N06CL uses 8 such elements. Customarily, two voltage elements are used to provide a 14.4 volt gate-to-source voltage clamp. For the


MLP1N06CL, the integrated gate-to-source voltage elements provide greater than 2.0 kV electrostatic voltage protection.

The avalanche voltage of the gate-to-drain voltage clamp is set less than that of the power MOSFET device. As soon as the drain-to-source voltage exceeds this avalanche voltage, the resulting gate-to-drain Zener current builds a gate voltage across the gate-to-source impedance, turning on the power device which then conducts the current. Since virtually all of the current is carried by the power device, the gate-to-drain voltage clamp element may be small in size. This technique of establishing a temperature compensated drain-to-source sustaining voltage (Figure 7) effectively removes the possibility of drain-to-source avalanche in the power device.

The gate-to-drain voltage clamp technique is particularly useful for snubbing loads where the inductive energy would otherwise avalanche the power device. An improvement in ruggedness of at least four times has been observed when inductive energy is dissipated in the gate-to-drain clamped conduction mode rather than in the more stressful gate-to-source avalanche mode.

### TYPICAL APPLICATIONS: INJECTOR DRIVER, SOLENOIDS, LAMPS, RELAY COILS

The MLP1N06CL has been designed to allow direct interface to the output of a microcontrol unit to control an isolated load. No additional series gate resistance is required, but a 40 kΩ gate pulldown resistor is recommended to avoid a floating gate condition in the event of an MCU failure. The internal clamps allow the device to be used without any external transient suppressing components.



# MLP2N06CL

Preferred Device

## SMARTDISCRETES™ MOSFET 2 Amps, 62 Volts, Logic Level N-Channel TO-220

This logic level power MOSFET features current limiting for short circuit protection, integrated Gate-Source clamping for ESD protection and integral Gate-Drain clamping for over-voltage protection and Sensefet technology for low on-resistance. No additional gate series resistance is required when interfacing to the output of a MCU, but a 40 kΩ gate pulldown resistor is recommended to avoid a floating gate condition.

The internal Gate-Source and Gate-Drain clamps allow the device to be applied without use of external transient suppression components. The Gate-Source clamp protects the MOSFET input from electrostatic voltage stress up to 2.0 kV. The Gate-Drain clamp protects the MOSFET drain from the avalanche stress that occurs with inductive loads. Their unique design provides voltage clamping that is essentially independent of operating temperature.

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	Clamped	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	Clamped	Vdc
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	±10	Vdc
Drain Current – Continuous @ T <sub>C</sub> = 25°C	I <sub>D</sub>	Self-limited	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C	P <sub>D</sub>	40	Watts
Electrostatic Voltage	ESD	2.0	kV
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-50 to 150	°C

### THERMAL CHARACTERISTICS

Maximum Junction Temperature	T <sub>J(max)</sub>	150	°C
Thermal Resistance – Junction to Case	R <sub>θJC</sub>	3.12	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 sec.	T <sub>L</sub>	260	°C

### DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS


Single Pulse Drain-to-Source Avalanche Energy (Starting T <sub>J</sub> = 25°C, I <sub>D</sub> = 2.0 A, L = 40 mH)	E <sub>AS</sub>	80	mJ
-------------------------------------------------------------------------------------------------------------------	-----------------	----	----




ON Semiconductor™

<http://onsemi.com>


**2 AMPERES**  
**62 VOLTS (Clamped)**  
**R<sub>DS(on)</sub> = 400 mΩ**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



L2N06CL = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MLP2N06CL	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MLP2N06CL

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (I <sub>D</sub> = 20 mAdc, V <sub>GS</sub> = 0 Vdc) (I <sub>D</sub> = 20 mAdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>(BR)DSS</sub>	58 58	62 62	66 66	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 40 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 40 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	0.6 6.0	5.0 20	μAdc
Gate-Source Leakage Current (V <sub>G</sub> = 5.0 Vdc, V <sub>DS</sub> = 0 Vdc) (V <sub>G</sub> = 5.0 Vdc, V <sub>DS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>GSS</sub>	– –	0.5 1.0	5.0 20	μAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (I <sub>D</sub> = 250 μAdc, V <sub>DS</sub> = V <sub>GS</sub> ) (I <sub>D</sub> = 250 μAdc, V <sub>DS</sub> = V <sub>GS</sub> , T <sub>J</sub> = 150°C)	V <sub>GS(th)</sub>	1.0 0.6	1.5 1	2.0 1.6	Vdc
Static Drain Current Limit (V <sub>GS</sub> = 5.0 Vdc, V <sub>DS</sub> = 10 Vdc) (V <sub>GS</sub> = 5.0 Vdc, V <sub>DS</sub> = 10 Vdc, T <sub>J</sub> = 150°C)	I <sub>D(lim)</sub>	3.8 1.6	4.4 2.4	5.2 2.9	Adc
Static Drain-to-Source On-Resistance (I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 5.0 Vdc) (I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 5.0 Vdc, T <sub>J</sub> = 150°C)	R <sub>DS(on)</sub>	– –	0.3 0.53	0.4 0.7	Ohms
Forward Transconductance (I <sub>D</sub> = 1.0 Adc, V <sub>DS</sub> = 10 Vdc)	g <sub>FS</sub>	1.0	1.4	–	mhos
Static Source-to-Drain Diode Voltage (I <sub>S</sub> = 1.0 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	1.1	1.5	Vdc

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS(on)</sub> = 5.0 Vdc, R <sub>GS</sub> = 25 Ohms)	t <sub>d(on)</sub>	–	1.0	1.5	μs
Rise Time		t <sub>r</sub>	–	3.0	5.0	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	5.0	8.0	
Fall Time		t <sub>f</sub>	–	3.0	5.0	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.



## MLP2N06CL




Figure 1. Output Characteristics




Figure 2. Transfer Function

### THE SMARTDISCRETES CONCEPT

From a standard power MOSFET process, several active and passive elements can be obtained that provide on-chip protection to the basic power device. Such elements require only a small increase in silicon area and/or the addition of one masking layer to the process. The resulting device exhibits significant improvements in ruggedness and reliability as well as system cost reduction. The SMARTDISCRETES device functions can now provide an economical alternative to smart power ICs for power applications requiring low on-resistance, high voltage and high current.

These devices are designed for applications that require a rugged power switching device with short circuit protection that can be directly interfaced to a microcontroller unit (MCU). Ideal applications include automotive fuel injector driver, incandescent lamp driver or other applications where a high in-rush current or a shorted load condition could occur.

### OPERATION IN THE CURRENT LIMIT MODE

The amount of time that an unprotected device can withstand the current stress resulting from a shorted load before its maximum junction temperature is exceeded is dependent upon a number of factors that include the amount of heatsinking that is provided, the size or rating of the device, its initial junction temperature, and the supply voltage. Without some form of current limiting, a shorted load can raise a device's junction temperature beyond the maximum rated operating temperature in only a few milliseconds.

Even with no heatsink, the MLP2N06CL can withstand a shorted load powered by an automotive battery (10 to 14 Volts) for almost a second if its initial operating temperature is under  $100^\circ\text{C}$ . For longer periods of operation in the current-limited mode, device heatsinking can extend operation from several seconds to indefinitely depending on the amount of heatsinking provided.

### SHORT CIRCUIT PROTECTION AND THE EFFECT OF TEMPERATURE

The on-chip circuitry of the MLP2N06CL offers an integrated means of protecting the MOSFET component from high in-rush current or a shorted load. As shown in the schematic diagram, the current limiting feature is provided by an NPN transistor and integral resistors R1 and R2. R2 senses the current through the MOSFET and forward biases the NPN transistor's base as the current increases. As the NPN turns on, it begins to pull gate drive current through R1, dropping the gate drive voltage across it, and thus lowering the voltage across the gate-to-source of the power MOSFET and limiting the current. The current limit is temperature dependent as shown in Figure 3, and decreases from about 2.3 Amps at  $25^\circ\text{C}$  to about 1.3 Amps at  $150^\circ\text{C}$ .

Since the MLP2N06CL continues to conduct current and dissipate power during a shorted load condition, it is important to provide sufficient heatsinking to limit the device junction temperature to a maximum of  $150^\circ\text{C}$ .

The metal current sense resistor R2 adds about 0.4 ohms to the power MOSFET's on-resistance, but the effect of temperature on the combination is less than on a standard MOSFET due to the lower temperature coefficient of R2. The on-resistance variation with temperature for gate voltages of 4 and 5 Volts is shown in Figure 5.

Back-to-back polysilicon diodes between gate and source provide ESD protection to greater than 2 kV, HBM. This on-chip protection feature eliminates the need for an external Zener diode for systems with potentially heavy line transients.

# MLP2N06CL




Figure 3.  $I_D(I_{im})$  Variation With Temperature




Figure 4.  $R_{DS(on)}$  Variation With Gate-To-Source Voltage




Figure 5. On-Resistance Variation With Temperature




Figure 6. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 7. Drain-Source Sustaining Voltage Variation With Temperature

# MLP2N06CL

## FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. ON Semiconductor Application Note, AN569, "Transient Thermal Resistance – General Data and Its Use" provides detailed instructions.

## MAXIMUM DC VOLTAGE CONSIDERATIONS

The maximum drain-to-source voltage that can be continuously applied across the MLP2N06CL when it is in current limit is a function of the power that must be dissipated. This power is determined by the maximum current limit at maximum rated operating temperature

(1.8 A at 150°C) and not the  $R_{DS(on)}$ . The maximum voltage can be calculated by the following equation:

$$V_{supply} = \frac{(150 - T_A)}{I_{D(lim)} (R_{\theta JC} + R_{\theta CA})}$$

where the value of  $R_{\theta CA}$  is determined by the heatsink that is being used in the application.

## DUTY CYCLE OPERATION

When operating in the duty cycle mode, the maximum drain voltage can be increased. The maximum operating temperature is related to the duty cycle (DC) by the following equation:

$$T_C = (V_{DS} \times I_D \times DC \times R_{\theta CA}) + T_A$$

The maximum value of  $V_{DS}$  applied when operating in a duty cycle mode can be approximated by:

$$V_{DS} = \frac{150 - T_C}{I_{D(lim)} \times DC \times R_{\theta JC}}$$




Figure 8. Maximum Rated Forward Bias Safe Operating Area (MLP2N06CL)




Figure 9. Thermal Response (MLP2N06CL)

## MLP2N06CL




Figure 10. Switching Test Circuit

### ACTIVE CLAMPING

SMARTDISCRETES technology can provide on-chip realization of the popular gate-to-source and gate-to-drain Zener diode clamp elements. Until recently, such features have been implemented only with discrete components which consume board space and add system cost. The SMARTDISCRETES technology approach economically melds these features and the power chip with only a slight increase in chip area.

In practice, back-to-back diode elements are formed in a polysilicon region monolithically integrated with, but electrically isolated from, the main device structure. Each back-to-back diode element provides a temperature compensated voltage element of about 7.2 volts. As the polysilicon region is formed on top of silicon dioxide, the diode elements are free from direct interaction with the conduction regions of the power device, thus eliminating parasitic electrical effects while maintaining excellent thermal coupling.

To achieve high gate-to-drain clamp voltages, several voltage elements are strung together; the MLP2N06CL uses 8 such elements. Customarily, two voltage elements are used to provide a 14.4 volt gate-to-source voltage clamp. For the




Figure 11. Switching Waveforms


MLP2N06CL, the integrated gate-to-source voltage elements provide greater than 2.0 kV electrostatic voltage protection.

The avalanche voltage of the gate-to-drain voltage clamp is set less than that of the power MOSFET device. As soon as the drain-to-source voltage exceeds this avalanche voltage, the resulting gate-to-drain Zener current builds a gate voltage across the gate-to-source impedance, turning on the power device which then conducts the current. Since virtually all of the current is carried by the power device, the gate-to-drain voltage clamp element may be small in size. This technique of establishing a temperature compensated drain-to-source sustaining voltage (Figure 7) effectively removes the possibility of drain-to-source avalanche in the power device.

The gate-to-drain voltage clamp technique is particularly useful for snubbing loads where the inductive energy would otherwise avalanche the power device. An improvement in ruggedness of at least four times has been observed when inductive energy is dissipated in the gate-to-drain clamped conduction mode rather than in the more stressful gate-to-source avalanche mode.

### TYPICAL APPLICATIONS: INJECTOR DRIVER, SOLENOIDS, LAMPS, RELAY COILS

The MLP2N06CL has been designed to allow direct interface to the output of a microcontrol unit to control an isolated load. No additional series gate resistance is required, but a 40 kΩ gate pulldown resistor is recommended to avoid a floating gate condition in the event of an MCU failure. The internal clamps allow the device to be used without any external transient suppressing components.



# MMBF0201NLT1

Preferred Device

## Power MOSFET 300 mAmps, 20 Volts N-Channel SOT-23

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in small power management circuitry. Typical applications are dc-dc converters, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature SOT-23 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current			mAdc
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	300	
– Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	240	
– Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_{DM}$	750	
Total Power Dissipation @ $T_A = 25^\circ\text{C}(1)$	$P_D$	225	mW
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	556	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**300 mAmps**  
**20 VOLTS**  
 **$R_{DS(on)} = 1 \Omega$**



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



N1 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMBF0201NLT1	SOT-23	3000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMBF0201NLT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μA)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	1.7	2.4	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 300 mAdc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 100 mAdc)	r <sub>DS(on)</sub>	–	0.75 1.0	1.0 1.4	Ohms
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 200 mAdc)	g <sub>FS</sub>	–	450	–	mMhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>iSS</sub>	–	45	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>oSS</sub>	–	25	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 V)	C <sub>rSS</sub>	–	5.0	–	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 300 mAdc, R <sub>L</sub> = 50 Ω)	t <sub>d(on)</sub>	–	2.5	–	ns
Rise Time		t <sub>r</sub>	–	2.5	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	15	–	
Fall Time		t <sub>f</sub>	–	0.8	–	
Gate Charge (See Figure 5)		Q <sub>T</sub>	–	1400	–	pC

### SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	0.3	A
Pulsed Current	I <sub>SM</sub>	–	–	0.75	
Forward Voltage (Note 2.)	V <sub>SD</sub>	–	0.85	–	V

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Transfer Characteristics




Figure 2. On-Region Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Gate-to-Source Voltage




Figure 5. Gate Charge




Figure 6. Threshold Voltage Variance Over Temperature

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. On-Resistance versus Junction Temperature




Figure 8. Capacitance




Figure 9. Source-to-Drain Forward Voltage versus Continuous Current ( $I_S$ )




## INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SOT-23 POWER DISSIPATION

The power dissipation of the SOT-23 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{556^\circ\text{C/W}} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MMBF0202PLT1

Preferred Device

## Power MOSFET 300 mAmps, 20 Volts P-Channel SOT-23

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in small power management circuitry. Typical applications are dc-dc converters, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature SOT-23 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current			mAdc
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	300	
– Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	240	
– Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_{DM}$	750	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	225	mW
Operating and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	625	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .




ON Semiconductor™

<http://onsemi.com>


**300 mAMPS**  
**20 VOLTS**  
 **$R_{DS(on)} = 1.4 \Omega$**



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



P3 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMBF0202PLT1	SOT-23	3000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMBF0202PLT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μA)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	±100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	1.7	2.4	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 200 mAdc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 50 mAdc)	r <sub>DS(on)</sub>	–	0.9 2.0	1.4 3.5	Ohms
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 200 mAdc)	g <sub>FS</sub>	–	600	–	mMhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>iSS</sub>	–	50	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>oSS</sub>	–	45	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 V)	C <sub>rSS</sub>	–	20	–	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = –15 Vdc, R <sub>L</sub> = 75 Ω, I <sub>D</sub> = 200 mAdc, V <sub>GEN</sub> = –10 V, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	2.5	–	ns
Rise Time		t <sub>r</sub>	–	1.0	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	16	–	
Fall Time		t <sub>f</sub>	–	8.0	–	
Gate Charge (See Figure 5)	(V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 200 mA)	Q <sub>T</sub>	–	2700	–	pC

### SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	0.3	A
Pulsed Current	I <sub>SM</sub>	–	–	0.75	
Forward Voltage (Note 3.)	V <sub>SD</sub>	–	1.5	–	V

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Transfer Characteristics




Figure 2. On-Region Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Gate-to-Source Voltage




Figure 5. Gate Charge




Figure 6. Threshold Voltage Variance Over Temperature

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. On-Resistance versus Junction Temperature




Figure 8. Capacitance





Figure 9. Source-to-Drain Forward Voltage versus Continuous Current ( $I_S$ )

## INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SOT-23 POWER DISSIPATION

The power dissipation of the SOT-23 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{556^\circ\text{C/W}} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MMBF1374T1

Preferred Device

## Small Signal MOSFET 50 mAmps, 30 Volts N-Channel SC-70/SOT-323

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in small power management circuitry. Typical applications are dc-dc converters, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature SC-70/SOT-323 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	20	Vdc
Gate-to-Source Voltage – Pulse	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	50	mA <sub>dc</sub>
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.) Derate above $25^\circ\text{C}$	$P_D$	100	mW
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering Purposes, for 10 seconds	$T_L$	260	$^\circ\text{C}$

1. Mounted on G10/FR4 glass epoxy board using minimum recommended footprint.




ON Semiconductor™


<http://onsemi.com>

**50 mAmps**  
**30 VOLTS**  
 **$R_{DS(on)} = 50 \Omega$**


N-Channel



### MARKING DIAGRAM




SC-70/SOT-323  
CASE 419  
STYLE 8



F1 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMBF1374T1	SC-70/ SOT-323	3000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMBF1374T1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μA)	V <sub>(BR)DSS</sub>	30	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	–	–	1.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	1.0	μAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	–	2	2.8	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 10 mAdc)	r <sub>DS(on)</sub>	–	27	50	Ω
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 50 mAdc)	g <sub>FS</sub>	–	450	–	mMhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>iSS</sub>	–	45	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>oSS</sub>	–	25	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 V)	C <sub>rSS</sub>	–	5.0	–	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 50 mAdc, R <sub>L</sub> = 50 Ω)	t <sub>d(on)</sub>	–	2.5	–	ns
Rise Time		t <sub>r</sub>	–	2.5	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	15	–	
Fall Time		t <sub>f</sub>	–	0.8	–	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.



# MMBF170LT1

## Power MOSFET 500 mAmps, 60 Volts N-Channel SOT-23

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage	$V_{DGS}$	60	Vdc
Gate-Source Voltage – Continuous – Non-repetitive ( $t_p \leq 50 \mu s$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current – Continuous – Pulsed	$I_D$ $I_{DM}$	0.5 0.8	Adc

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR-5 Board (Note 1.) $T_A = 25^\circ C$ Derate above $25^\circ C$	$P_D$	225 1.8	mW mW/ $^\circ C$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	556	$^\circ C/W$
Junction and Storage Temperature	$T_J, T_{stg}$	-55 to +150	$^\circ C$


1. FR-5 =  $1.0 \times 0.75 \times 0.062$  in.




ON Semiconductor™

<http://onsemi.com>


**500 mAmps**  
**60 VOLTS**  
 **$R_{DS(on)} = 5 \Omega$**



### MARKING DIAGRAM




SOT-23  
CASE 318  
STYLE 21



6Z = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMBF170LT1	SOT-23	3000 Tape & Reel
MMBF170LT3	SOT-23	10,000 Tape & Reel

# MMBF170LT1

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

### OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 100 μA)	V <sub>(BR)DSS</sub>	60	–	Vdc
Gate-Body Leakage Current, Forward (V <sub>GSF</sub> = 15 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	10	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA)	V <sub>GS(th)</sub>	0.8	3.0	Vdc
Static Drain-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 200 mA)	r <sub>DS(on)</sub>	–	5.0	Ω
On-State Drain Current (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0)	I <sub>D(off)</sub>	–	0.5	μA

### DYNAMIC CHARACTERISTICS

Input Capacitance (V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 0 V, f = 1.0 MHz)	C <sub>iss</sub>	–	60	pF
-------------------------------------------------------------------------------------	------------------	---	----	----

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 500 mA, R <sub>gen</sub> = 50 Ω) Figure 1	t <sub>d(on)</sub>	–	10	ns
Turn-Off Delay Time		t <sub>d(off)</sub>	–	10	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.




Figure 1. Switching Test Circuit




Figure 2. Switching Waveform

# MMBF170LT1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. Ohmic Region




Figure 4. Transfer Characteristics




Figure 5. Temperature versus Static Drain-Source On-Resistance





Figure 6. Temperature versus Gate Threshold Voltage

## INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SOT-23 POWER DISSIPATION

The power dissipation of the SOT-23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{556^\circ\text{C/W}} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MMBF2201NT1

Preferred Device

## Power MOSFET 300 mAmps, 20 Volts N-Channel SC-70/SOT-323

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in small power management circuitry. Typical applications are dc-dc converters, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature SC-70/SOT-323 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current			mAdc
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	300	
– Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	240	
– Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_{DM}$	750	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.) Derate above $25^\circ\text{C}$	$P_D$	150 1.2	mW mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	833	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes, for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Mounted on G10/FR4 glass epoxy board using minimum recommended footprint.




ON Semiconductor™

<http://onsemi.com>


**300 mAmps**  
**20 VOLTS**  
 **$R_{DS(on)} = 1 \Omega$**



### MARKING DIAGRAM




SC-70/SOT-323  
CASE 419  
STYLE 8



N1 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMBF2201NT1	SC-70/ SOT-323	3000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMBF2201NT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μA)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	±100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	1.7	2.4	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 300 mAdc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 100 mAdc)	r <sub>DS(on)</sub>	–	0.75 1.0	1.0 1.4	Ohms
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 200 mAdc)	g <sub>FS</sub>	–	450	–	mMhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>iSS</sub>	–	45	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>oSS</sub>	–	25	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 V)	C <sub>rSS</sub>	–	5.0	–	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 300 mAdc, R <sub>L</sub> = 50 Ω)	t <sub>d(on)</sub>	–	2.5	–	ns
Rise Time		t <sub>r</sub>	–	2.5	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	15	–	
Fall Time		t <sub>f</sub>	–	0.8	–	
Gate Charge (See Figure 5)		Q <sub>T</sub>	–	1400	–	pC

## SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	0.3	A
Pulsed Current	I <sub>SM</sub>	–	–	0.75	
Forward Voltage (Note 3.)	V <sub>SD</sub>	–	0.85	–	V

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperature.

## TYPICAL CHARACTERISTICS




Figure 1. Typical Drain Characteristics






Figure 2. On Resistance versus Temperature

# MMBF2201NT1


## TYPICAL CHARACTERISTICS




**Figure 3. On Resistance versus Gate-Source Voltage**




**Figure 4. On Resistance versus Drain Current**



**Figure 5. Source-Drain Forward Voltage**



**Figure 6. Capacitance Variation**




**Figure 7. Transfer Characteristics**

## INFORMATION FOR USING THE SC-70/SOT-323 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SC-70/SOT-323 POWER DISSIPATION

The power dissipation of the SC-70/SOT-323 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SC-70 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 150 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{833^\circ\text{C/W}} = 150 \text{ milliwatts}$$

The 833°C/W for the SC-70/SOT-323 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 150 milliwatts. There are other alternatives to achieving higher power dissipation from the SC-70/SOT-323 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



# MMBF2202PT1

Preferred Device

## Power MOSFET 300 mAmps, 20 Volts P-Channel SC-70/SOT-323

These miniature surface mount MOSFETs low  $R_{DS(on)}$  assure minimal power loss and conserve energy, making these devices ideal for use in small power management circuitry. Typical applications are dc-dc converters, power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature SC-70/SOT-323 Surface Mount Package Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current			mAdc
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	300	
– Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	240	
– Pulsed Drain Current ( $t_p \leq 10 \mu\text{s}$ )	$I_{DM}$	750	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.) Derate above $25^\circ\text{C}$	$P_D$	150 1.2	mW mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	833	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes, for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Mounted on G10/FR4 glass epoxy board using minimum recommended footprint.




ON Semiconductor™

<http://onsemi.com>


**300 mAmps**  
**20 VOLTS**  
 **$R_{DS(on)} = 2.2 \Omega$**



### MARKING DIAGRAM




SC-70/SOT-323  
CASE 419  
STYLE 8



P3 = Device Code  
W = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMBF2202PT1	SC-70/ SOT-323	3000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMBF2202PT1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 10 μA)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	±100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	1.7	2.4	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 200 mAdc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 50 mAdc)	r <sub>DS(on)</sub>	–	1.5 2.0	2.2 3.5	Ohms
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 200 mAdc)	g <sub>FS</sub>	–	600	–	mMhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>iSS</sub>	–	50	–	pF
Output Capacitance	(V <sub>DS</sub> = 5.0 V)	C <sub>oSS</sub>	–	45	–	
Transfer Capacitance	(V <sub>DG</sub> = 5.0 V)	C <sub>rSS</sub>	–	20	–	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = –15 Vdc, R <sub>L</sub> = 75 Ω, I <sub>D</sub> = 200 mAdc, V <sub>GEN</sub> = –10 V, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	2.5	–	ns
Rise Time		t <sub>r</sub>	–	1.0	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	16	–	
Fall Time		t <sub>f</sub>	–	8.0	–	
Gate Charge (See Figure 5)	(V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 200 mA)	Q <sub>T</sub>	–	2700	–	pC

## SOURCE-DRAIN DIODE CHARACTERISTICS

Continuous Current	I <sub>S</sub>	–	–	0.3	A
Pulsed Current	I <sub>SM</sub>	–	–	0.75	
Forward Voltage (Note 3.)	V <sub>SD</sub>	–	1.5	–	V

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.

## TYPICAL CHARACTERISTICS




Figure 1. On Resistance versus Gate-Source Voltage




Figure 2. On Resistance versus Temperature

# MMBF2202PT1

## TYPICAL CHARACTERISTICS




Figure 3. On Resistance versus Drain Current




Figure 4. Transfer Characteristics




Figure 5. Source-Drain Forward Voltage




Figure 6. On Region Characteristics





Figure 7. Capacitance Variation

## INFORMATION FOR USING THE SC-70/SOT-323 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SC-70/SOT-323 POWER DISSIPATION

The power dissipation of the SC-70/SOT-323 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SC-70/SOT-323 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C,

one can calculate the power dissipation of the device which in this case is 150 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{833^\circ\text{C/W}} = 150 \text{ milliwatts}$$

The 833°C/W for the SC-70/SOT-323 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 150 milliwatts. There are other alternatives to achieving higher power dissipation from the SC-70/SOT-323 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MMDF1300

## Power MOSFET 3 Amps, 25 Volts

### Complementary SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Exhibits High Speed, with Soft Recovery

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	25	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous N-Channel P-Channel	$I_D$	3.0 2.0	Adc
Drain Current – Pulsed N-Channel P-Channel	$I_{DM}$	9.0 6.0	Apk
Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.8	Watts
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 3.0\text{ Apk}$ , $L = 25\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	113	mJ
Thermal Resistance – Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	66.3	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 sec.	$T_L$	260	$^\circ\text{C}$

1. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.





ON Semiconductor™


<http://onsemi.com>

**3 AMPERES  
25 VOLTS**

**$R_{DS(on)} = 100\text{ m}\Omega$  (N-Channel)  
 $R_{DS(on)} = 210\text{ m}\Omega$  (P-Channel)**



#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
MMDF1300R2	SO-8	2500 Tape & Reel

# MMDF1300

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Polarity	Min	Typ	Max	Unit
----------------	--------	----------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc)	V <sub>(BR)DSS</sub>	-	30	-	-	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	(N) (P)	-	-	1.0 1.0	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	-	-	-	±100	nAdc

### ON CHARACTERISTICS (Notes 2. & 3.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	(N) (P)	1.0 1.0	1.5 2.0	2.0 3.0	Vdc
Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc)	R <sub>DS(on)</sub>	(N) (P)	-	0.09 0.16	0.10 0.21	Ohms
Drain-to-Source On-Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	(N) (P)	-	0.13 0.30	0.16 0.375	Ohms
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.5 Adc)	g <sub>FS</sub>	(N) (P)	1.0 1.0	-	-	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	(N) (P)	-	215 200	301 300	pF
Output Capacitance		C <sub>oss</sub>	(N) (P)	-	111 100	158 160	
Transfer Capacitance		C <sub>rss</sub>	(N) (P)	-	30 40	60 75	

### SWITCHING CHARACTERISTICS (Note 4.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	(N) (P)	-	18 14	36 28	ns
Rise Time		t <sub>r</sub>	(N) (P)	-	98 95	196 180	
Turn-Off Delay Time		t <sub>d(off)</sub>	(N) (P)	-	16 22	32 45	
Fall Time		t <sub>f</sub>	(N) (P)	-	30 40	60 80	
Total Gate Charge	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc)	Q <sub>T</sub>	(N) (P)	-	3.3 7.0	5.0 10	nC
		Q <sub>1</sub>	(N) (P)	-	1.2 1.2	-	
		Q <sub>2</sub>	(N) (P)	-	2.0 2.5	-	
		Q <sub>3</sub>	(N) (P)	-	1.9 3.5	-	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Negative signs for P-Channel device omitted for clarity.
4. Switching characteristics are independent of operating junction temperature.

# MMDF1300

## ELECTRICAL CHARACTERISTICS – continued ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic		Symbol	Polarity	Min	Typ	Max	Unit
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b> (Note 5.)							
Forward On-Voltage (Note 6.)	( $I_S = 3.0 \text{ Adc}$ , $V_{GS} = 0 \text{ Vdc}$ ) ( $I_S = 2.0 \text{ Adc}$ , $V_{GS} = 0 \text{ Vdc}$ )	$V_{SD}$	(N) (P)	– –	1.0 1.3	1.4 1.7	Vdc
Reverse Recovery Time	(N)  ( $I_D = 2.0 \text{ Adc}$ , $V_{GS} = 0 \text{ Vdc}$ $dI_S/dt = 100 \text{ A}/\mu\text{s}$ )	$t_{rr}$	(N) (P)	– –	23 20	– –	ns
		$t_a$	(N) (P)	– –	18 13	– –	
		$t_b$	(N) (P)	– –	5.0 7.0	– –	
Reverse Recovery Stored Charge		$Q_{RR}$	(N) (P)	– –	0.02 0.02	– –	$\mu\text{C}$

5. Negative signs for P-Channel device omitted for clarity.

6. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# MMDF1N05E

## Power MOSFET 1 Amp, 50 Volts N-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided
- $I_{DSS}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	50	Volts
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Volts
Drain Current – Continuous – Pulsed	$I_D$ $I_{DM}$	2.0 10	Amps
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ V}$ , $V_{GS} = 10\text{ V}$ , $I_L = 2\text{ Apk}$ )	$E_{AS}$	300	mJ
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	2.0	Watts
Thermal Resistance – Junction to Ambient (Note 1.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Temperature for Soldering, Time in Solder Bath	$T_L$	260 10	$^\circ\text{C}$ Sec



1. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.



ON Semiconductor™


<http://onsemi.com>

**1 AMPERE  
50 VOLTS  
 $R_{DS(on)} = 300\text{ m}\Omega$**




SO-8, Dual  
CASE 751  
STYLE 11

### MARKING DIAGRAM



F1N05 = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF1N05ER2	SO-8	2500 Tape & Reel



# MMDF1N05E

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μA)	V <sub>(BR)DSS</sub>	50	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0)	I <sub>DSS</sub>	–	–	250	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	–	3.0	Vdc
Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.5 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 0.6 Adc)	R <sub>DS(on)</sub>	–	–	0.30	Ohms
	R <sub>DS(on)</sub>	–	–	0.50	
Forward Transconductance (V <sub>DS</sub> = 15 V, I <sub>D</sub> = 1.5 A)	g <sub>FS</sub>	–	1.5	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	330	–	pF
Output Capacitance		C <sub>oss</sub>	–	160	–	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	50	–	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 V, I <sub>D</sub> = 1.5 A, R <sub>L</sub> = 10 Ω, V <sub>G</sub> = 10 V, R <sub>G</sub> = 50 Ω)	t <sub>d(on)</sub>	–	–	20	ns
Rise Time		t <sub>r</sub>	–	–	30	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	–	40	
Fall Time		t <sub>f</sub>	–	–	25	
Total Gate Charge	(V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1.5 A, V <sub>GS</sub> = 10 V)	Q <sub>g</sub>	–	12.5	–	nC
Gate-Source Charge		Q <sub>gs</sub>	–	1.9	–	
Gate-Drain Charge		Q <sub>gd</sub>	–	3.0	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS (T<sub>C</sub> = 25°C)

Forward Voltage (Note 2.)	(I <sub>S</sub> = 1.5 A, V <sub>GS</sub> = 0 V) (dI <sub>S</sub> /dt = 100 A/μs)	V <sub>SD</sub>	–	–	1.6	V
Reverse Recovery Time		t <sub>rr</sub>	–	45	–	ns

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
3. Switching characteristics are independent of operating junction temperature.

# MMDF1N05E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance Variation with Temperature




Figure 5. On Resistance versus Gate-to-Source Voltage




Figure 6. Gate Threshold Voltage Variation with Temperature

# M MDF1N05E




Figure 7. Capacitance Variation




Figure 8. Gate Charge versus Gate-To-Source Voltage

## SAFE OPERATING AREA INFORMATION

### Forward Biased Safe Operating Area

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. ON Semiconductor Application Note, AN569, "Transient Thermal Resistance – General Data and Its Use" provides detailed instructions.




Figure 9. Maximum Rated Forward Biased Safe Operating Area





Figure 10. Thermal Response

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SO-8 POWER DISSIPATION**

The power dissipation of the SO-8 is a function of the input pad size. These can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MMDF2C01HD

Preferred Device

## Power MOSFET 2 Amps, 12 Volts

### Complementary SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage N-Channel P-Channel	$V_{DSS}$	20 12	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 8.0$	Vdc
Drain Current – Continuous N-Channel P-Channel	$I_D$	5.2 3.4	A
– Pulsed N-Channel P-Channel	$I_{DM}$	48 17	
Operating and Storage Temperature Range	$T_J$ and $T_{stg}$	-55 to 150	$^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.0	Watts
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds.	$T_L$	260	$^\circ\text{C}$

1. Negative signs for P-Channel device omitted for clarity.
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.




ON Semiconductor™


<http://onsemi.com>

**2 AMPERES  
12 VOLTS**


**$R_{DS(on)} = 45 \text{ m}\Omega$  (N-Channel)  
 $R_{DS(on)} = 180 \text{ m}\Omega$  (P-Channel)**



#### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 14



D2C01 = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
MMDF2C01HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMDF2C01HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Note 3.)

Characteristic	Symbol	Polarity	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc)	V <sub>(BR)DSS</sub>	(N) (P)	20 12	– –	– –	Vdc
Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = 20 Vdc) (V <sub>GS</sub> = 0 Vdc, V <sub>DS</sub> = 12 Vdc)	I <sub>DSS</sub>	(N) (P)	– –	– –	1.0 1.0	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±8.0 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	–	100	nAdc

## ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	(N) (P)	0.7 0.7	0.8 1.0	1.1 1.1	Vdc
Drain–to–Source On–Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 4.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 2.0 Adc)	R <sub>DS(on)</sub>	(N) (P)	– –	0.035 0.16	0.045 0.18	Ohm
Drain–to–Source On–Resistance (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 2.0 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	(N) (P)	– –	0.043 0.2	0.055 0.22	Ohm
Forward Transconductance (V <sub>DS</sub> = 2.5 Adc, I <sub>D</sub> = 2.0 Adc) (V <sub>DS</sub> = 2.5 Adc, I <sub>D</sub> = 1.0 Adc)	g <sub>FS</sub>	(N) (P)	3.0 3.0	6.0 4.75	– –	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	(N) (P)	– –	425 530	595 740	pF
Output Capacitance		C <sub>oss</sub>	(N) (P)	– –	270 410	378 570	
Transfer Capacitance		C <sub>rss</sub>	(N) (P)	– –	115 177	230 250	

## SWITCHING CHARACTERISTICS (Note 5.)

Turn–On Delay Time	(V <sub>DD</sub> = 6.0 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 2.7 Vdc, R <sub>G</sub> = 2.3 Ω)	t <sub>d(on)</sub>	(N) (P)	– –	13 21	26 45	ns	
Rise Time		t <sub>r</sub>	(N) (P)	– –	60 156	120 315		
Turn–Off Delay Time		(V <sub>DD</sub> = 6.0 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 2.7 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(off)</sub>	(N) (P)	– –	20 38		40 75
Fall Time			t <sub>f</sub>	(N) (P)	– –	29 68		58 135
Turn–On Delay Time	(V <sub>DS</sub> = 6.0 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 2.3 Ω)	t <sub>d(on)</sub>	(N) (P)	– –	10 16	20 35		
Rise Time		t <sub>r</sub>	(N) (P)	– –	42 44	84 90		
Turn–Off Delay Time		(V <sub>DS</sub> = 6.0 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(off)</sub>	(N) (P)	– –	24 68		48 135
Fall Time			t <sub>f</sub>	(N) (P)	– –	28 54		56 110

3. Negative signs for P–Channel device omitted for clarity.

4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperature.

# MMDF2C01HD

## ELECTRICAL CHARACTERISTICS – continued ( $T_A = 25^\circ\text{C}$ unless otherwise noted) (Note 6.)

Characteristic	Symbol	Polarity	Min	Typ	Max	Unit
----------------	--------	----------	-----	-----	-----	------

## SWITCHING CHARACTERISTICS – continued (Note 8.)

Total Gate Charge	$(V_{DS} = 10 \text{ Vdc}, I_D = 4.0 \text{ Adc}, V_{GS} = 4.5 \text{ Vdc})$	Q <sub>T</sub>	(N) (P)	– –	9.2 9.3	13 13	nC
Gate–Source Charge		Q <sub>1</sub>	(N) (P)	– –	1.3 0.8	– –	
Gate–Drain Charge		Q <sub>2</sub>	(N) (P)	– –	3.5 4.0	– –	
	$(V_{DS} = 6.0 \text{ Vdc}, I_D = 2.0 \text{ Adc}, V_{GS} = 4.5 \text{ Vdc})$	Q <sub>3</sub>	(N) (P)	– –	3.0 3.0	– –	

## SOURCE–DRAIN DIODE CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ )

Forward Voltage (Note 7.)	$(I_S = 4.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V <sub>SD</sub>	(N) (P)	– –	0.95 1.69	1.1 2.0	Vdc
Reverse Recovery Time	$(I_F = I_S,$ $dI_S/dt = 100 \text{ A}/\mu\text{s})$	t <sub>rr</sub>	(N) (P)	– –	38 48	– –	ns
		t <sub>a</sub>	(N) (P)	– –	17 23	– –	
		t <sub>b</sub>	(N) (P)	– –	22 25	– –	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	(N) (P)	– –	0.028 0.05	– –	μC

6. Negative signs for P–Channel device omitted for clarity.
7. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
8. Switching characteristics are independent of operating junction temperature.

# MMDF2C01HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics





Figure 2. Transfer Characteristics




# MMDF2C01HD


## TYPICAL ELECTRICAL CHARACTERISTICS




**Figure 3. On-Resistance versus Gate-To-Source Voltage**




**Figure 3. On-Resistance versus Gate-To-Source Voltage**




**Figure 4. On-Resistance versus Drain Current and Gate Voltage**



**Figure 4. On-Resistance versus Drain Current and Gate Voltage**



**Figure 5. On-Resistance Variation with Temperature**



**Figure 5. On-Resistance Variation with Temperature**

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 6. Drain-To-Source Leakage Current versus Voltage




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$


$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.


# MMDF2C01HD




**Figure 7. Capacitance Variation**




**Figure 7. Capacitance Variation**




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.

N-Channel




Figure 10. Diode Forward Voltage versus Current

P-Channel




Figure 10. Diode Forward Voltage versus Current

# MMDF2C01HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10 μs. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Rated Forward Biased Safe Operating Area

# MMDF2C01HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile



# MMDF2C02E

## Advance Information

### Power MOSFET 2.5 Amps, 25 Volts Complementary SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, with Soft Recovery
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	25	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous	N-Channel	$I_D$	3.6
		P-Channel	2.5
	– Pulsed	N-Channel	18
		P-Channel	13
Operating and Storage Temperature Range	$T_J$ and $T_{stg}$	- 55 to 150	$^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.0	Watts
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20\text{ V}$ , $V_{GS} = 10\text{ V}$ , Peak $I_L = 9.0\text{ A}$ , $L = 6.0\text{ mH}$ , $R_G = 25\ \Omega$ )	N-Channel	$E_{AS}$	245
			P-Channel
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

1. Negative signs for P-Channel device omitted for clarity.
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.

This document contains information on a new product. Specifications and information herein are subject to change without notice.




ON Semiconductor™


<http://onsemi.com>

**2.5 AMPERES  
25 VOLTS**


**$R_{DS(on)} = 100\text{ m}\Omega$  (N-Channel)  
 $R_{DS(on)} = 250\text{ m}\Omega$  (P-Channel)**



#### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 14



F2C02 = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

#### PIN ASSIGNMENT



Top View

#### ORDERING INFORMATION

Device	Package	Shipping
MMDF2C02ER2	SO-8	2500 Tape & Reel

# MMDF2C02E

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Note 3.)

Characteristic	Symbol	Polarity	Min	Typ	Max	Unit
----------------	--------	----------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc)	V <sub>(BR)DSS</sub>	–	25	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	(N) (P)	– –	– –	1.0 1.0	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	–	100	nAdc

### ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	–	1.0	2.0	3.0	Vdc
Drain–to–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.2 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc)	R <sub>DS(on)</sub>	(N) (P)	– –	– –	0.100 0.250	Ohm
Drain–to–Source On–Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	(N) (P)	– –	– –	0.200 0.400	Ohm
On–State Drain Current (V <sub>DS</sub> = 5.0 Vdc, V <sub>GS</sub> = 4.5 Vdc)	I <sub>D(on)</sub>	(N) (P)	2.0 2.0	– –	– –	Adc
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.5 Adc) (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.0 Adc)	g <sub>FS</sub>	(N) (P)	1.0 1.0	2.6 2.8	– –	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	(N) (P)	– –	380 340	532 475	pF
Output Capacitance		C <sub>oss</sub>	(N) (P)	– –	235 220	329 300	
Transfer Capacitance		C <sub>rss</sub>	(N) (P)	– –	55 75	110 150	

### SWITCHING CHARACTERISTICS (Note 5.)

Turn–On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	(N) (P)	– –	10 20	30 40	ns
Rise Time		t <sub>r</sub>	(N) (P)	– –	35 40	70 80	
Turn–Off Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 25 Ω)	t <sub>d(off)</sub>	(N) (P)	– –	19 53	38 106	
Fall Time		t <sub>f</sub>	(N) (P)	– –	25 41	50 82	
Turn–On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	(N) (P)	– –	7.0 13	21 26	
Rise Time		t <sub>r</sub>	(N) (P)	– –	17 29	30 58	
Turn–Off Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(off)</sub>	(N) (P)	– –	27 30	48 60	
Fall Time		t <sub>f</sub>	(N) (P)	– –	18 28	30 56	

3. Negative signs for P–Channel device omitted for clarity.
4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
5. Switching characteristics are independent of operating junction temperature.

# MMDF2C02E

## ELECTRICAL CHARACTERISTICS – continued ( $T_A = 25^\circ\text{C}$ unless otherwise noted) (Note 6.)

Characteristic	Symbol	Polarity	Min	Typ	Max	Unit
----------------	--------	----------	-----	-----	-----	------

### SWITCHING CHARACTERISTICS – continued (Note 8.)

Total Gate Charge	$(V_{DS} = 16 \text{ Vdc}, I_D = 2.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q <sub>T</sub>	(N) (P)	– –	10.6 10	30 15	nC
Gate–Source Charge		Q <sub>1</sub>	(N) (P)	– –	1.3 1.0	– –	
Gate–Drain Charge		Q <sub>2</sub>	(N) (P)	– –	2.9 3.5	– –	
		Q <sub>3</sub>	(N) (P)	– –	2.7 3.0	– –	

### SOURCE–DRAIN DIODE CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ )


Forward Voltage (Note 7.)	$(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V <sub>SD</sub>	(N) (P)	– –	1.0 1.5	1.4 2.0	Vdc
Reverse Recovery Time see Figure 7	$(I_F = I_S,$ $dI_S/dt = 100 \text{ A}/\mu\text{s})$	t <sub>rr</sub>	(N) (P)	– –	34 32	66 64	ns
		t <sub>a</sub>	(N) (P)	– –	17 19	– –	
		t <sub>b</sub>	(N) (P)	– –	17 12	– –	
		Q <sub>RR</sub>	(N) (P)	– –	0.025 0.035	– –	μC

6. Negative signs for P–Channel device omitted for clarity.  
 7. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .  
 8. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# M MDF2C02E


## TYPICAL ELECTRICAL CHARACTERISTICS

**N-Channel**




**Figure 1. On-Region Characteristics**


**P-Channel**



**Figure 1. On-Region Characteristics**



**Figure 2. Transfer Characteristics**




**Figure 2. Transfer Characteristics**

# M MDF2C02E


## TYPICAL ELECTRICAL CHARACTERISTICS

**N-Channel**




**Figure 3. On-Resistance versus Gate-to-Source Voltage**


**P-Channel**




**Figure 3. On-Resistance versus Gate-to-Source Voltage**




**Figure 4. On-Resistance versus Drain Current and Gate Voltage**



**Figure 4. On-Resistance versus Drain Current and Gate Voltage**



**Figure 5. On-Resistance Variation with Temperature**



**Figure 5. On-Resistance Variation with Temperature**

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 7. Reverse Recovery Time ( $t_{rr}$ )

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 9). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 9. Maximum Avalanche Energy versus Starting Junction Temperature



# MMDF2C02E




Figure 10. Thermal Response





Figure 11. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SO-8 POWER DISSIPATION**

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 12. Typical Solder Heating Profile

# MMDF2C02HD

Preferred Device

## Power MOSFET 2 Amps, 20 Volts

### Complementary SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit	
Drain-to-Source Voltage	$V_{DS}$	20	Vdc	
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc	
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ m}\Omega$ )	$V_{DGR}$	20	Vdc	
Drain Current – Continuous	N-Channel	$I_D$	3.8	
	P-Channel		3.3	
	– Pulsed	N-Channel	$I_{DM}$	19
		P-Channel		20
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.0	Watts	
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20\text{ V}, V_{GS} = 5.0\text{ V}, \text{Peak } I_L = 9.0\text{ A}, L = 10\text{ mH}, R_G = 25\ \Omega$ )	N-Channel		405	
	P-Channel		324	
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$	
Maximum Lead Temperature for Soldering, 0.0625" from case. Time in Solder Bath is 10 seconds.	$T_L$	260	$^\circ\text{C}$	

1. Negative signs for P-Channel device omitted for clarity.
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.




ON Semiconductor™


<http://onsemi.com>

**2 AMPERES  
20 VOLTS**


**$R_{DS(on)} = 90\text{ m}\Omega$  (N-Channel)  
 $R_{DS(on)} = 160\text{ m}\Omega$  (P-Channel)**



#### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 14



D2C02 = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
MMDF2C02HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMDF2C02HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Note 3.)

Characteristic	Symbol	Polarity	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc)	V <sub>(BR)DSS</sub>	–	20	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	(N) (P)	– –	– –	1.0 1.0	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	–	100	nAdc

## ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	–	1.0	1.5	2.0	Vdc
Drain–to–Source On–Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.5 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	(N) (P)	– –	0.074 0.152	0.100 0.180	Ohm
Drain–to–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc)	R <sub>DS(on)</sub>	(N) (P)	– –	0.058 0.118	0.090 0.160	Ohm
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.5 Adc) (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.0 Adc)	g <sub>FS</sub>	(N) (P)	2.0 2.0	3.88 3.0	– –	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	(N) (P)	– –	455 420	630 588	pF
Output Capacitance		C <sub>oss</sub>	(N) (P)	– –	184 290	250 406	
Transfer Capacitance		C <sub>rss</sub>	(N) (P)	– –	45 116	90 232	

## SWITCHING CHARACTERISTICS (Note 5.)

Turn–On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	(N) (P)	– –	11 19	22 38	ns	
Rise Time		t <sub>r</sub>	(N) (P)	– –	58 66	116 132		
Turn–Off Delay Time		(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(off)</sub>	(N) (P)	– –	17 25		35 50
Fall Time			t <sub>f</sub>	(N) (P)	– –	20 37		40 74
Turn–On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	(N) (P)	– –	7.0 11	21 22		
Rise Time		t <sub>r</sub>	(N) (P)	– –	32 21	64 42		
Turn–Off Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(off)</sub>	(N) (P)	– –	27 45	54 90		
Fall Time		t <sub>f</sub>	(N) (P)	– –	21 36	42 72		

3. Negative signs for P–Channel device omitted for clarity.
4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
5. Switching characteristics are independent of operating junction temperature.

# MMDF2C02HD

## ELECTRICAL CHARACTERISTICS – continued ( $T_A = 25^\circ\text{C}$ unless otherwise noted) (Note 6.)

Characteristic	Symbol	Polarity	Min	Typ	Max	Unit
----------------	--------	----------	-----	-----	-----	------

### SWITCHING CHARACTERISTICS – continued (Note 8.)

Total Gate Charge	$(V_{DS} = 16 \text{ Vdc}, I_D = 3.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$ $(V_{DS} = 16 \text{ Vdc}, I_D = 2.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q <sub>T</sub>	(N) (P)	– –	12.5 15	18 20	nC
Gate–Source Charge		Q <sub>1</sub>	(N) (P)	– –	1.3 1.2	– –	
Gate–Drain Charge		Q <sub>2</sub>	(N) (P)	– –	2.8 5.0	– –	
		Q <sub>3</sub>	(N) (P)	– –	2.4 4.0	– –	

### SOURCE–DRAIN DIODE CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ )


Forward Voltage (Note 7.)	$(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V <sub>SD</sub>	(N) (P)	– –	0.79 1.5	1.3 2.1	Vdc
Reverse Recovery Time	$(I_S = 3.0 \text{ Adc}, V_{AS} = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A}/\mu\text{s})$ $(I_S = 2.0 \text{ Adc}, V_{AS} = 0 \text{ Vdc}, dI_S/dt = 100 \text{ A}/\mu\text{s})$	t <sub>rr</sub>	(N) (P)	– –	23 38	– –	ns
		t <sub>a</sub>	(N) (P)	– –	18 17	– –	
		t <sub>b</sub>	(N) (P)	– –	5.0 21	– –	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	(N) (P)	– –	0.025 0.034	– –	μC

6. Negative signs for P–Channel device omitted for clarity.
7. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
8. Switching characteristics are independent of operating junction temperature.

# MMDF2C02HD


## TYPICAL ELECTRICAL CHARACTERISTICS

**N-Channel**




**Figure 1. On-Region Characteristics**


**P-Channel**



**Figure 1. On-Region Characteristics**



**Figure 2. Transfer Characteristics**




**Figure 2. Transfer Characteristics**

# MMDF2C02HD


## TYPICAL ELECTRICAL CHARACTERISTICS

**N-Channel**




**Figure 3. On-Resistance versus Gate-To-Source Voltage**


**P-Channel**




**Figure 3. On-Resistance versus Gate-To-Source Voltage**




**Figure 4. On-Resistance versus Drain Current and Gate Voltage**



**Figure 4. On-Resistance versus Drain Current and Gate Voltage**



**Figure 5. On-Resistance Variation with Temperature**



**Figure 5. On-Resistance Variation with Temperature**



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 6. Drain-To-Source Leakage Current versus Voltage




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.

# MMDF2C02HD

## N-Channel




Figure 7. Capacitance Variation

## P-Channel




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current




Figure 10. Diode Forward Voltage versus Current




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMDF2C02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMDF2C03HD

Preferred Device

## Power MOSFET 2 Amps, 30 Volts Complementary SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit	
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc	
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc	
Drain Current – Continuous	N-Channel	$I_D$	4.1	
	P-Channel		3.0	
	– Pulsed	N-Channel	$I_{DM}$	21
		P-Channel		15
Operating and Storage Temperature Range	$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.0	Watts	
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$	
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 30\text{ V}$ , $V_{GS} = 5.0\text{ V}$ , Peak $I_L = 9.0\text{ Apk}$ , $L = 8.0\text{ mH}$ , $R_G = 25\ \Omega$ )	N-Channel		324	
	P-Channel		324	
Maximum Lead Temperature for Soldering, 0.0625" from case. Time in Solder Bath is 10 seconds.	$T_L$	260	$^\circ\text{C}$	

1. Negative signs for P-Channel device omitted for clarity.
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.




ON Semiconductor™


<http://onsemi.com>

**2 AMPERES  
30 VOLTS**


**$R_{DS(on)} = 70\text{ m}\Omega$  (N-Channel)  
 $R_{DS(on)} = 200\text{ m}\Omega$  (P-Channel)**



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 14



D2C03 = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF2C03HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.



# MMDF2C03HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Note 3.)

Characteristic	Symbol	Polarity	Min	Typ	Max	Unit
----------------	--------	----------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc)	V <sub>(BR)DSS</sub>	–	30	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	(N) (P)	– –	– –	1.0 1.0	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	–	100	nAdc

### ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	(N) (P)	1.0 1.0	1.7 1.5	3.0 2.0	Vdc
Drain–to–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc)	R <sub>DS(on)</sub>	(N) (P)	– –	0.06 0.17	0.070 0.200	Ohm
Drain–to–Source On–Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.5 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	(N) (P)	– –	0.065 0.225	0.075 0.300	Ohm
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.5 Adc) (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.0 Adc)	g <sub>FS</sub>	(N) (P)	2.0 2.0	3.6 3.4	– –	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	(N) (P)	– –	450 397	630 550	pF
Output Capacitance		C <sub>oss</sub>	(N) (P)	– –	160 189	225 250	
Transfer Capacitance		C <sub>rss</sub>	(N) (P)	– –	35 64	70 126	

### SWITCHING CHARACTERISTICS (Note 5.)

Turn–On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	(N) (P)	– –	12 16	24 32	ns
Rise Time		t <sub>r</sub>	(N) (P)	– –	65 18	130 36	
Turn–Off Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(off)</sub>	(N) (P)	– –	16 63	32 126	
Fall Time		t <sub>f</sub>	(N) (P)	– –	19 194	38 390	
Turn–On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	(N) (P)	– –	8.0 9.0	16 18	
Rise Time		t <sub>r</sub>	(N) (P)	– –	15 10	30 20	
Turn–Off Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(off)</sub>	(N) (P)	– –	30 81	60 162	
Fall Time		t <sub>f</sub>	(N) (P)	– –	23 192	46 384	

3. Negative signs for P–Channel device omitted for clarity.

4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperature.

# MMDF2C03HD

## ELECTRICAL CHARACTERISTICS – continued ( $T_A = 25^\circ\text{C}$ unless otherwise noted) (Note 6.)

Characteristic	Symbol	Polarity	Min	Typ	Max	Unit
----------------	--------	----------	-----	-----	-----	------

### SWITCHING CHARACTERISTICS – continued (Note 8.)

Total Gate Charge	$(V_{DS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$ $(V_{DS} = 24 \text{ Vdc}, I_D = 2.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q <sub>T</sub>	(N) (P)	– –	11.5 14.2	16 19	nC
Gate–Source Charge		Q <sub>1</sub>	(N) (P)	– –	1.5 1.1	– –	
Gate–Drain Charge		Q <sub>2</sub>	(N) (P)	– –	3.5 4.5	– –	
		Q <sub>3</sub>	(N) (P)	– –	2.8 3.5	– –	

### SOURCE–DRAIN DIODE CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ )

Forward Voltage (Note 7.)	$(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V <sub>SD</sub>	(N) (P)	– –	0.82 1.82	1.2 2.0	Vdc
Reverse Recovery Time	$(I_F = I_S,$ $dI_S/dt = 100 \text{ A}/\mu\text{s})$	t <sub>rr</sub>	(N) (P)	– –	24 42	– –	ns
		t <sub>a</sub>	(N) (P)	– –	17 16	– –	
		t <sub>b</sub>	(N) (P)	– –	7.0 26	– –	
Reverse Recovery Storage Charge		Q <sub>RR</sub>	(N) (P)	– –	0.025 0.043	– –	μC

6. Negative signs for P–Channel device omitted for clarity.
7. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
8. Switching characteristics are independent of operating junction temperature.

# MMDF2C03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 1. On-Region Characteristics






Figure 2. Transfer Characteristics

# MMDF2C03HD


## TYPICAL ELECTRICAL CHARACTERISTICS




**Figure 3. On-Resistance versus Gate-To-Source Voltage**




**Figure 3. On-Resistance versus Gate-To-Source Voltage**




**Figure 4. On-Resistance versus Drain Current and Gate Voltage**



**Figure 4. On-Resistance versus Drain Current and Gate Voltage**



**Figure 5. On-Resistance Variation with Temperature**



**Figure 5. On-Resistance Variation with Temperature**

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 6. Drain-To-Source Leakage Current versus Voltage




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.

# MMDF2C03HD




Figure 7. Capacitance Variation




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current




Figure 10. Diode Forward Voltage versus Current

# MMDF2C03HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(\text{MAX}) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area

N-Channel




Figure 12. Maximum Rated Forward Biased Safe Operating Area

P-Channel



# MMDF2C03HD




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMDF2N02E

## Power MOSFET 2 Amps, 25 Volts N-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- $I_{DSS}$  Specified at Elevated Temperatures
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	25	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Continuous @ $T_A = 100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10 \mu\text{s}$ )	$I_D$	3.6	Adc
	$I_D$	2.5	
	$I_{DM}$	18	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.0	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20 \text{ Vdc}$ , $V_{GS} = 10 \text{ Vdc}$ , Peak $I_L = 9.0 \text{ Apk}$ , $L = 6.0 \text{ mH}$ , $R_G = 25 \Omega$ )	$E_{AS}$	245	mJ
Thermal Resistance, Junction to Ambient (Note 1.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 0.0625" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**2 AMPERES  
25 VOLTS  
 $R_{DS(on)} = 100 \text{ m}\Omega$**



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



F2N02 = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF2N02ER2	SO-8	2500 Tape & Reel

# MMDF2N02E

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc)	V <sub>(BR)DSS</sub>	25	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	2.0	3.0	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.2 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	–	0.083 0.110	0.100 0.200	Ohm
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.0 Adc)	g <sub>FS</sub>	1.0	2.6	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	380	532	pF
Output Capacitance		C <sub>oss</sub>	–	235	329	
Transfer Capacitance		C <sub>rss</sub>	–	55	110	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	7.0	21	ns
Rise Time		t <sub>r</sub>	–	17	30	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	27	48	
Fall Time		t <sub>f</sub>	–	18	30	
Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	10	30	ns
Rise Time		t <sub>r</sub>	–	35	70	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	19	38	
Fall Time		t <sub>f</sub>	–	25	50	
Gate Charge	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	10.6	30	nC
		Q <sub>1</sub>	–	1.3	–	
		Q <sub>2</sub>	–	2.9	–	
		Q <sub>3</sub>	–	2.7	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	1.0	1.4	Vdc
Reverse Recovery Time See Figure 11	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	34	66	ns
		t <sub>a</sub>	–	17	–	
		t <sub>b</sub>	–	17	–	
Reverse Recovery Storage Charge		Q <sub>R</sub>	–	0.03	–	μC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.

# MMDF2N02E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge

# MMDF2N02E




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed  $10\ \mu\text{s}$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



# MMDF2N02E




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. These can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMDF2N05ZR2

Preferred Device

## Power MOSFET 2 Amps, 50 Volts N-Channel SO-8, Dual

EZFETs™ are an advanced series of power MOSFETs which contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	50	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	50	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 15$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	2.0	Adc
	$I_D$	1.7	
	$I_{DM}$	8.0	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Temperature for Soldering Purposes	$T_L$	260	$^\circ\text{C}$


1. When mounted on G10/FR-4 glass epoxy board using minimum recommended footprint.




ON Semiconductor™

<http://onsemi.com>


**2 AMPERES**  
**50 VOLTS**  
 **$R_{DS(on)} = 300\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



F2N05Z = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF2N05ZR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMDF2N05ZR2

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	50 –	56 55	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 55°C)	I <sub>DSS</sub>	– –	– –	2.0 25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	0.14	0.5	

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	3.0 –5.0	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.5 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 0.6 Adc)	R <sub>DS(on)</sub>	– –	200 350	300 500	mΩ
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 2.5 Adc)	g <sub>FS</sub>	–	2.0	–	mMhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	104	–	pF
Output Capacitance		C <sub>oss</sub>	–	58	–	
Transfer Capacitance		C <sub>rss</sub>	–	16	–	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 0.6 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 25 Ω)	t <sub>d(on)</sub>	–	24	48	ns
Rise Time		t <sub>r</sub>	–	46	92	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	130	260	
Fall Time		t <sub>f</sub>	–	71	142	
Gate Charge (see figure 8)	(V <sub>DS</sub> = 25 Vdc, I <sub>D</sub> = 1.3 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	3.3	4.6	nC
		Q <sub>1</sub>	–	0.7	–	
		Q <sub>2</sub>	–	1.3	–	
		Q <sub>3</sub>	–	1.4	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	0.82	1.4	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	66	–	ns
		t <sub>a</sub>	–	23	–	
		t <sub>b</sub>	–	43	–	
Reverse Recovery Storage Charge		Q <sub>R</sub>	–	0.08	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperature.
4. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# M MDF2N05ZR2

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

**POWER MOSFET SWITCHING**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:


$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




**Figure 7. Capacitance Variation**

## M MDF2N05ZR2



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**



## MMDF2N05ZR2




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area

# M MDF2N05ZR2

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SO-8 POWER DISSIPATION**

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.


- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

**TYPICAL SOLDER HEATING PROFILE**

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.



**Figure 15. Typical Solder Heating Profile**

# MMDF2P01HD

Preferred Device

## Power MOSFET 2 Amps, 12 Volts P-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	12	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	12	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 8.0$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	3.4	Adc
	$I_D$	2.1	
	$I_{DM}$	17	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.0	Watts
Operating and Storage Temperature Range		-55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Negative sign for P-Channel device omitted for clarity.
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**2 AMPERES  
12 VOLTS  
 $R_{DS(on)} = 180\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



D2P01 = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF2P01HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMDF2P01HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 3.)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	12 –	– 17	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 12 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 12 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 8.0 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	0.7 –	1.0 3.0	1.1 –	Vdc mV/°C
Static Drain–to–Source On–Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 2.0 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	– –	0.16 0.2	0.180 0.220	Ohm
Forward Transconductance (V <sub>DS</sub> = 2.5 Vdc, I <sub>D</sub> = 1.0 Adc)	g <sub>FS</sub>	3.0	4.75	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	530	740	pF
Output Capacitance		C <sub>oss</sub>	–	410	570	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	177	250	

## SWITCHING CHARACTERISTICS (Note 5.)

Turn–On Delay Time	(V <sub>DD</sub> = 6.0 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 2.7 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	21	45	ns
Rise Time		t <sub>r</sub>	–	156	315	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	38	75	
Fall Time		t <sub>f</sub>	–	68	135	
Turn–On Delay Time	(V <sub>DS</sub> = 6.0 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	16	35	ns
Rise Time		t <sub>r</sub>	–	44	90	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	68	135	
Fall Time		t <sub>f</sub>	–	54	110	
Gate Charge	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc)	Q <sub>T</sub>	–	9.3	13	nC
		Q <sub>1</sub>	–	0.8	–	
		Q <sub>2</sub>	–	4.0	–	
		Q <sub>3</sub>	–	3.0	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 4.)	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.69 1.2	2.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	48	–	ns
		t <sub>a</sub>	–	23	–	
		t <sub>b</sub>	–	25	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.05	–	μC

3. Negative sign for P–Channel device omitted for clarity.
4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
5. Switching characteristics are independent of operating junction temperature.

# MMDF2P01HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation



# MMDF2P01HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

## MMDF2P01HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10 μs. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area

# MMDF2P01HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile

# MMDF2P02E

## Power MOSFET 2 Amps, 25 Volts P-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, with Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperatures
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	25	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Continuous @ $T_A = 100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10 \mu\text{s}$ )	$I_D$	2.5	Adc
	$I_D$	1.7	
	$I_{DM}$	13	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.) Derate above $25^\circ\text{C}$	$P_D$	2.0	W
		16	mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20 \text{ Vdc}$ , $V_{GS} = 10 \text{ Vdc}$ , Peak $I_L = 7.0 \text{ Apk}$ , $L = 10 \text{ mH}$ , $R_G = 25 \Omega$ )	$E_{AS}$	245	mJ
Thermal Resistance, Junction to Ambient (Note 2.)	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes, 0.0625" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Negative sign for P-Channel device omitted for clarity.
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**2 AMPERES**  
**25 VOLTS**  
 **$R_{DS(on)} = 250 \text{ m}\Omega$**



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF2P02ER2	SO-8	2500 Tape & Reel

# MMDF2P02E

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Note 3.)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	25 –	– 2.2	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	2.0 3.8	3.0 –	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	– –	0.19 0.3	0.25 0.4	Ohm
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.0 Adc)	g <sub>FS</sub>	1.0	2.8	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	340	475	pF
Output Capacitance		C <sub>oss</sub>	–	220	300	
Transfer Capacitance		C <sub>rss</sub>	–	75	150	

## SWITCHING CHARACTERISTICS (Note 5.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	20	40	ns
Rise Time		t <sub>r</sub>	–	40	80	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	53	106	
Fall Time		t <sub>f</sub>	–	41	82	
Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	13	26	
Rise Time		t <sub>r</sub>	–	29	58	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	30	60	
Fall Time		t <sub>f</sub>	–	28	56	
Gate Charge	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	10	15	nC
		Q <sub>1</sub>	–	1.0	–	
		Q <sub>2</sub>	–	3.5	–	
		Q <sub>3</sub>	–	3.0	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 4.)	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	–	1.5	2.0	Vdc
Reverse Recovery Time See Figure 11	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	32	64	ns
		t <sub>a</sub>	–	19	–	
		t <sub>b</sub>	–	12	–	
Reverse Recovery Storage Charge		Q <sub>RR</sub>	–	0.035	–	μC

3. Negative sign for P-Channel device omitted for clarity.

4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperature.

# MMDF2P02E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.




Figure 7. Capacitance Variation






Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge


## MMDF2P02E



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**



**Figure 10. Diode Forward Voltage versus Current**



**Figure 11. Reverse Recovery Time ( $t_{rr}$ )**

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."


Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed  $10\ \mu\text{s}$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For


reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MMDF2P02E




**Figure 12. Maximum Rated Forward Biased Safe Operating Area**




**Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature**

## TYPICAL ELECTRICAL CHARACTERISTICS



**Figure 14. Thermal Response**




**Figure 15. Diode Reverse Recovery Waveform**

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SO-8 POWER DISSIPATION**

The power dissipation of the SO-8 is a function of the input pad size. These can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into

the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMDF2P02HD

Preferred Device

## Power MOSFET 2 Amps, 20 Volts P-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	3.3	Adc
– Continuous @ $T_A = 100^\circ\text{C}$	$I_D$	2.1	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	20	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $I_L = 6.0\text{ Apk}$ , $L = 18\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	324	mJ
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Negative sign for P-Channel device omitted for clarity.
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**2 AMPERES**  
**20 VOLTS**  
 **$R_{DS(on)} = 160\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF2P02HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMDF2P02HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Note 3.)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– 25	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain–to–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	– –	0.118 0.152	0.160 0.180	Ohm
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.0 Adc)	g <sub>FS</sub>	2.0	3.0	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	420	588	pF
Output Capacitance		C <sub>oss</sub>	–	290	406	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	116	232	

## SWITCHING CHARACTERISTICS (Note 5.)

Turn–On Delay Time	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	19	38	ns
Rise Time		t <sub>r</sub>	–	66	132	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	25	50	
Fall Time		t <sub>f</sub>	–	37	74	
Turn–On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	11	22	ns
Rise Time		t <sub>r</sub>	–	21	42	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	45	90	
Fall Time		t <sub>f</sub>	–	36	72	
Gate Charge	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	15	20	nC
		Q <sub>1</sub>	–	1.2	–	
		Q <sub>2</sub>	–	5.0	–	
		Q <sub>3</sub>	–	4.0	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 4.)	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.5 1.24	2.1 –	Vdc
Reverse Recovery Time	(V <sub>DD</sub> = 15 V, I <sub>S</sub> = 2.0 A, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	38	–	ns
		t <sub>a</sub>	–	17	–	
		t <sub>b</sub>	–	21	–	
		Q <sub>RR</sub>	–	0.034	–	μC

3. Negative sign for P–Channel device omitted for clarity.
4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.max.
5. Switching characteristics are independent of operating junction temperature.

# MMDF2P02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MMDF2P02HD




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MMDF2P02HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMDF2P02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMDF2P03HD

Preferred Device

## Power MOSFET 2 Amps, 30 Volts P-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	3.0	A dc
– Continuous @ $T_A = 100^\circ\text{C}$	$I_D$	1.9	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	15	A pk
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 30\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 6.0\text{ Apk}$ , $L = 18\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	324	mJ
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Negative sign for P-Channel device omitted for clarity.
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**2 AMPERES  
30 VOLTS  
 $R_{DS(on)} = 200\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF2P03HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# M MDF2P03HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 1.)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 27	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 3.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	– –	0.170 0.225	0.200 0.300	Ohm
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.0 Adc)	g <sub>FS</sub>	2.0	3.4	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	397	550	pF
Output Capacitance		C <sub>oss</sub>	–	189	250	
Transfer Capacitance		C <sub>rss</sub>	–	64	126	

## SWITCHING CHARACTERISTICS (Note 4.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	16.25	33	ns
Rise Time		t <sub>r</sub>	–	17.5	35	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	62.5	125	
Fall Time		t <sub>f</sub>	–	194	390	
Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	9.0	18	ns
Rise Time		t <sub>r</sub>	–	10	20	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	81	162	
Fall Time		t <sub>f</sub>	–	192	384	
Gate Charge See Figure 8	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	14.2	19	nC
		Q <sub>1</sub>	–	1.1	–	
		Q <sub>2</sub>	–	4.5	–	
		Q <sub>3</sub>	–	3.5	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 3.)	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.82 1.36	2.0 –	Vdc
Reverse Recovery Time See Figure 15	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	42.3	–	ns
		t <sub>a</sub>	–	15.6	–	
		t <sub>b</sub>	–	26.7	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.044	–	μC

1. Negative sign for P-Channel device omitted for clarity.
3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
4. Switching characteristics are independent of operating junction temperature.



# M MDF2P03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMDF2P03HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MMDF2P03HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(\text{MAX}) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMDF2P03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MMDF2P03HD

## TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMDF3N02HD

Preferred Device

## Power MOSFET 3 Amps, 20 Volts N-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	3.8	Adc
	$I_D$	2.6	
	$I_{DM}$	19	Apk
– Continuous @ $T_A = 100^\circ\text{C}$			
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 9.0\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	405	mJ
Thermal Resistance – Junction to Ambient (Note 1.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**3 AMPERES**  
**20 VOLTS**  
 **$R_{DS(on)} = 90\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF3N02HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.



# MMDF3N02HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– 29	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.5 Adc)	R <sub>DS(on)</sub>	– –	0.058 0.074	0.090 0.100	Ohms
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.5 Adc)	g <sub>FS</sub>	2.0	3.88	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	455	630	pF
Output Capacitance		C <sub>oss</sub>	–	184	250	
Transfer Capacitance		C <sub>rss</sub>	–	45	90	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	11	22	ns
Rise Time		t <sub>r</sub>	–	58	116	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	17	35	
Fall Time		t <sub>f</sub>	–	20	40	
Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	7.0	21	ns
Rise Time		t <sub>r</sub>	–	32	64	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	27	54	
Fall Time		t <sub>f</sub>	–	21	42	
Gate Charge See Figure 8	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	12.5	18	nC
		Q <sub>1</sub>	–	1.3	–	
		Q <sub>2</sub>	–	2.8	–	
		Q <sub>3</sub>	–	2.4	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 3.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 3.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.79 0.72	1.3 –	Vdc
Reverse Recovery Time See Figure 15	(I <sub>S</sub> = 3.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	23	–	ns
		t <sub>a</sub>	–	18	–	
		t <sub>b</sub>	–	5.0	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.025	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

# MMDF3N02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMDF3N02HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MMDF3N02HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(\text{MAX}) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMDF3N02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile



# MMDF3N03HD

Preferred Device

## Power MOSFET 3 Amps, 30 Volts N-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\ \text{M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	4.1	Adc
	$I_D$	3.0	
	$I_{DM}$	40	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.0	Watts
	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 30\ \text{Vdc}$ , $V_{GS} = 5.0\ \text{Vdc}$ , Peak $I_L = 9.0\ \text{Apk}$ , $L = 8.0\ \text{mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	324	mJ
	Thermal Resistance – Junction to Ambient (Note 1.)	$R_{\theta JA}$	62.5
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. When mounted on 2" square FR-4 board (1" square 2 oz. Cu 0.06" thick single sided) with one die operating, 10s max.




ON Semiconductor™

<http://onsemi.com>


**3 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 70\ \text{m}\Omega$**



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF3N03HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMDF3N03HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 34.5	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0	1.7	3.0	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.5 Adc)	R <sub>DS(on)</sub>	– –	0.06 0.065	0.07 0.075	Ohms
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.5 Adc)	g <sub>FS</sub>	2.0	3.6	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	450	630	pF
Output Capacitance		C <sub>oss</sub>	–	160	225	
Transfer Capacitance		C <sub>rss</sub>	–	35	70	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	12	24	ns
Rise Time		t <sub>r</sub>	–	65	130	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	16	32	
Fall Time		t <sub>f</sub>	–	19	38	
Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	8	16	ns
Rise Time		t <sub>r</sub>	–	15	30	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	30	60	
Fall Time		t <sub>f</sub>	–	23	46	
Gate Charge	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	11.5	16	nC
		Q <sub>1</sub>	–	1.5	–	
		Q <sub>2</sub>	–	3.5	–	
		Q <sub>3</sub>	–	2.8	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 3.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 3.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.82 0.7	1.2 –	Vdc
Reverse Recovery Time See Figure 12	(I <sub>S</sub> = 3.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	24	–	ns
		t <sub>a</sub>	–	17	–	
		t <sub>b</sub>	–	7	–	
Reverse Recovery Storage Charge		Q <sub>R</sub>	–	0.025	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

# MMDF3N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

**POWER MOSFET SWITCHING**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

**DRAIN–TO–SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode’s negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.

# MMDF3N03HD




Figure 7. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 9). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 8. Capacitance Variation




Figure 9. Gate-to-Source and Drain-to-Source Voltage versus Total Charge

# MMDF3N03HD




Figure 10. Resistive Switching Time Variation versus Gate Resistance




Figure 11. Diode Forward Voltage versus Current




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMDF3N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMDF3N04HD

Preferred Device

## Power MOSFET 3 Amps, 40 Volts N-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.



- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided
- Avalanche Energy Specified



ON Semiconductor™


<http://onsemi.com>

**3 AMPERES**  
**40 VOLTS**  
 **$R_{DS(on)} = 80\ m\Omega$**




SO-8, Dual  
CASE 751  
STYLE 14

### MARKING DIAGRAM



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF3N04HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMDF3N04HD

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	40	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	40	Vdc
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	± 20	Vdc
Drain Current – Continuous @ T <sub>A</sub> = 25°C (Note 1.) – Continuous @ T <sub>A</sub> = 70°C (Note 1.) – Pulsed Drain Current (Note 3.)	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	3.4 3.0 40	Adc Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1.) Linear Derating Factor (1)	P <sub>D</sub>	2.0 16	Watts mW/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 2.) Linear Derating Factor (2)	P <sub>D</sub>	1.39 11.11	Watts mW/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 25 Vdc, V <sub>GS</sub> = 10 Vdc, Peak I <sub>L</sub> = 9.0 Apk, L = 4.0 mH, V <sub>DS</sub> = 40 Vdc)	E <sub>AS</sub>	162	mJ

## THERMAL RESISTANCE

Rating	Symbol	Typ.	Max.	Unit
Thermal Resistance – Junction to Ambient, PCB Mount (Note 1.) – Junction to Ambient, PCB Mount (Note 2.)	R <sub>θJA</sub> R <sub>θJA</sub>	– –	62.5 90	°C/W

1. When mounted on 1" square FR-4 or G-10 board (V<sub>GS</sub> = 10 V, @ 10 Seconds)
2. When mounted on minimum recommended FR-4 or G-10 board (V<sub>GS</sub> = 10 V, @ Steady State)
3. Repetitive rating; pulse width limited by maximum junction temperature.

# MMDF3N04HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 4. & 6.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	40 –	– 4.3	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 40 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 40 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	0.015 0.15	2.5 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	0.013	500	nAdc

### ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 4. & 6.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	2.0 4.9	3.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (C <sub>pk</sub> ≥ 2.0) (Notes 4. & 6.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.4 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.7 Adc)	R <sub>DS(on)</sub>	– –	55 79	80 100	mΩ
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 1.7 Adc) (Note 4.)	g <sub>FS</sub>	2.0	4.5	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 32 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	450	900	pF
Output Capacitance		C <sub>oss</sub>	–	130	230	
Transfer Capacitance		C <sub>rss</sub>	–	32	96	

### SWITCHING CHARACTERISTICS (Note 5.)

Turn-On Delay Time	(V <sub>DD</sub> = 20 Vdc, I <sub>D</sub> = 3.4 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6 Ω) (Note 4.)	t <sub>d(on)</sub>	–	9.0	18	ns
Rise Time		t <sub>r</sub>	–	15	30	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	28	56	
Fall Time		t <sub>f</sub>	–	19	38	
Turn-On Delay Time	(V <sub>DD</sub> = 20 Vdc, I <sub>D</sub> = 1.7 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6 Ω) (Note 4.)	t <sub>d(on)</sub>	–	13	26	ns
Rise Time		t <sub>r</sub>	–	77	144	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	17	34	
Fall Time		t <sub>f</sub>	–	20	40	
Gate Charge	(V <sub>DS</sub> = 40 Vdc, I <sub>D</sub> = 3.4 Adc, V <sub>GS</sub> = 10 Vdc) (Note 4.)	Q <sub>T</sub>	–	13.9	28	nC
		Q <sub>1</sub>	–	2.1	–	
		Q <sub>2</sub>	–	3.7	–	
		Q <sub>3</sub>	–	5.4	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 3.4 Adc, V <sub>GS</sub> = 0 Vdc) (Note 4.) (I <sub>S</sub> = 3.4 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.87 0.8	1.5 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 3.4 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 4.)	t <sub>rr</sub>	–	27	–	ns
		t <sub>a</sub>	–	20	–	
		t <sub>b</sub>	–	7.0	–	
Reverse Recovery Storage Charge		Q <sub>R</sub>	–	0.03	–	μC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.
- Reflects typical values.  $C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$

# MMDF3N04HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMDF3N04HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MMDF3N04HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature



# MMDF3N04HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMDF3N06HD

Preferred Device

## Advance Information

### Power MOSFET 3 Amps, 60 Volts N-Channel SO-8, Dual

These miniature surface mount MOSFETs feature low  $R_{DS(on)}$  and true logic level performance. Dual MOSFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$ $I_{DM}$	3.3 16.5	Adc Apk
Source Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_S$	1.7	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 60\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $V_{DS} = 32\text{ Vdc}$ , $I_L = 15\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	105	mJ
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Mounted on G10/FR4 glass epoxy board using minimum recommended footprint.




ON Semiconductor™

<http://onsemi.com>


**3 AMPERES  
60 VOLTS  
 $R_{DS(on)} = 100\text{ m}\Omega$**



#### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



L = Location Code  
Y = Year  
WW = Work Week

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
MMDF3N06HDR2	SO-8	2500 Tape & Reel

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are recommended choices for future use and best overall value.

# MMDF3N06HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc)	V <sub>(BR)DSS</sub>	60	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 48 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 48 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	0.001 0.05	1.0 25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	12	100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc)	V <sub>GS(th)</sub>	1.0	–	–	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.3 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 2.5 Adc)	R <sub>DS(on)</sub>	–	67.5 82.5	100 200	mΩ
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 1.5 Adc)	g <sub>FS</sub>	–	7.5	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	442	618	pF
Output Capacitance		C <sub>oss</sub>	–	97.6	137	
Transfer Capacitance		C <sub>rss</sub>	–	24.4	34.2	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 3.3 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 30 Ω)	t <sub>d(on)</sub>	–	10.6	22.1	ns
Rise Time		t <sub>r</sub>	–	15.9	31.8	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	23.8	47.6	
Fall Time		t <sub>f</sub>	–	14.7	29.4	
Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 3.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	7.0	14	ns
Rise Time		t <sub>r</sub>	–	4.8	9.6	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	32.4	64.8	
Fall Time		t <sub>f</sub>	–	14.2	28.4	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 30 Vdc, I <sub>D</sub> = 3.3 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	14.5	29	nC
		Q <sub>1</sub>	–	1.8	–	
		Q <sub>2</sub>	–	3.5	–	
		Q <sub>3</sub>	–	3.75	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.78 0.65	1.2 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	27.9	–	ns
		t <sub>a</sub>	–	23	–	
		t <sub>b</sub>	–	4.9	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.038	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperature.

# MMDF3N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

**POWER MOSFET SWITCHING**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

**DRAIN–TO–SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode’s negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.

## MMDF3N06HD




Figure 7. Reverse Recovery Time ( $t_{rr}$ )

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 9). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



# MMDF3N06HD




Figure 8. Capacitance Variation




Figure 9. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 10. Resistive Switching Time Variation versus Gate Resistance




Figure 11. Diode Forward Voltage versus Current

# MMDF3N06HD




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MMDF3N06HD

## TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMDF3N06VL

## Product Preview

### Power MOSFET 3 Amps, 60 Volts N-Channel SO-8, Dual

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low  $R_{DS(on)}$  Technology
- Faster Switching than E-FET™ Predecessors
- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E-FET
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Mounting Information for SO-8 Package Provided

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage, ( $R_{GS} = 1\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 15$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	3.3	Adc
– Continuous @ $T_A = 100^\circ\text{C}$	$I_D$	0.7	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	10	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.0	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 3.3\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	54	mJ
Thermal Resistance, Junction to Ambient (Note 1.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 0.0625" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. Mounted on G10/FR4 glass epoxy board using minimum recommended footprint.




ON Semiconductor™

<http://onsemi.com>

**3 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 130\text{ m}\Omega$**



#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
MMDF3N06VLR2	SO-8	2500 Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# MMDF3N06VL

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 66	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 3.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 3.3 Adc)	R <sub>DS(on)</sub>	–	0.12	0.13	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 3.3 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 1.65 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	– –	0.5 0.4	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 1.65 Adc)	g <sub>FS</sub>	1.0	3.0	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	340	480	pF
Output Capacitance		C <sub>oss</sub>	–	110	150	
Transfer Capacitance		C <sub>rss</sub>	–	27	50	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 3.3 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	10	20	ns
Rise Time		t <sub>r</sub>	–	30	60	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	32	60	
Fall Time		t <sub>f</sub>	–	28	60	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 3.3 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	9.0	20	nC
		Q <sub>1</sub>	–	1.5	–	
		Q <sub>2</sub>	–	4.3	–	
		Q <sub>3</sub>	–	3.5	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 3.3 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 3.3 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	0.84 0.67	1.2 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 3.3 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	58	–	ns
		t <sub>a</sub>	–	38	–	
		t <sub>b</sub>	–	20	–	
Reverse Recovery Storage Charge		Q <sub>RR</sub>	–	0.11	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

# MMDF4N01HD

Preferred Device

## Power MOSFET 4 Amps, 20 Volts N-Channel SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 12$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	5.2	Adc
– Continuous @ $T_A = 100^\circ\text{C}$	$I_D$	4.1	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	48	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction to Ambient (Note 1.)	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided) with one die operating, 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**4 AMPERES**  
**20 VOLTS**  
 **$R_{DS(on)} = 45\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF4N01HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMDF4N01HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– 2.0	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 12 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 12 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 8.0 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	0.6 –	0.8 2.8	1.1 –	Vdc mV/°C
Static Drain–to–Source On–Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 4.0 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 2.0 Adc)	R <sub>DS(on)</sub>	– –	0.035 0.043	0.045 0.055	Ohm
Forward Transconductance (V <sub>DS</sub> = 2.5 Vdc, I <sub>D</sub> = 2.0 Adc)	g <sub>FS</sub>	3.0	6.0	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	425	595	pF
Output Capacitance		C <sub>oss</sub>	–	270	378	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	115	230	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn–On Delay Time	(V <sub>DD</sub> = 6.0 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 2.7 Vdc, R <sub>G</sub> = 2.3 Ω)	t <sub>d(on)</sub>	–	13	26	ns
Rise Time		t <sub>r</sub>	–	60	120	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	20	40	
Fall Time		t <sub>f</sub>	–	29	58	
Turn–On Delay Time	(V <sub>DD</sub> = 6.0 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 2.3 Ω)	t <sub>d(on)</sub>	–	10	20	ns
Rise Time		t <sub>r</sub>	–	42	84	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	24	48	
Fall Time		t <sub>f</sub>	–	28	56	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 4.5 Vdc)	Q <sub>T</sub>	–	9.2	13	nC
		Q <sub>1</sub>	–	1.3	–	
		Q <sub>2</sub>	–	3.5	–	
		Q <sub>3</sub>	–	3.0	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 2.)	(I <sub>S</sub> = 4.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 4.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.95 0.78	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 4.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	38	–	ns
		t <sub>a</sub>	–	17	–	
		t <sub>b</sub>	–	22	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.028	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.



# MMDF4N01HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMDF4N01HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by


high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

## MMDF4N01HD



**Figure 11. Reverse Recovery Time ( $t_{rr}$ )**


### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10 μs. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.



**Figure 12. Maximum Rated Forward Biased Safe Operating Area**

# MMDF4N01HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile

# MMDF5N02Z

## Power MOSFET 5 Amps, 20 Volts

### N-Channel SO-8, Dual

EZFETs™ are an advanced series of Power MOSFETs which contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important.

- Zener Protected Gates Provide Electrostatic Discharge Protection
- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 12$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	5.0	Adc
– Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	4.5	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	40	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Temperature for Soldering	$T_L$	260	$^\circ\text{C}$


1. When mounted on 1 inch square FR-4 or G-10 board ( $V_{GS} = 4.5\text{ V}$ , @ 10 Seconds).




ON Semiconductor™

<http://onsemi.com>


**5 AMPERES**  
**20 VOLTS**  
 **$R_{DS(on)} = 40\text{ m}\Omega$**



#### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



5N02Z = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
MMDF5N02ZR2	SO-8	2500 Tape & Reel



# MMDF5N02Z

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	(Cpk ≥ 2.0) (Note 4.)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
			–	15	–	mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 12 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)		I <sub>DSS</sub>	–	–	0.5	μAdc
			–	–	15	
			–	–	150	
Gate-Body Leakage Current (V <sub>GS</sub> = ± 12 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSS</sub>	–	–	1.5	μAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Threshold Temperature Coefficient (Negative)	(Cpk ≥ 2.0) (Note 4.)	V <sub>GS(th)</sub>	0.5	0.78	1.1	Vdc
			–	3.0	–	mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.0 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 2.5 Adc)	(Cpk ≥ 2.0) (Note 4.)	R <sub>DS(on)</sub>	–	34	40	mΩ
			–	44	50	
Forward Transconductance (V <sub>DS</sub> = 9.0 Vdc, I <sub>D</sub> = 2.0 Adc)		g <sub>FS</sub>	3.0	5.6	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	450	630	pF
Output Capacitance		C <sub>oss</sub>	–	330	460	
Transfer Capacitance		C <sub>rss</sub>	–	160	225	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 6.0 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6 Ω)	t <sub>d(on)</sub>	–	29	37	ns
Rise Time		t <sub>r</sub>	–	182	258	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	190	238	
Fall Time		t <sub>f</sub>	–	225	274	
Gate Charge	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 4.5 Vdc)	Q <sub>T</sub>	–	10.7	12	nC
		Q <sub>1</sub>	–	1.1	–	
		Q <sub>2</sub>	–	5.4	–	
		Q <sub>3</sub>	–	3.5	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 5.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 5.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.78	1.0	Vdc
			–	0.65	–	
Reverse Recovery Time	(I <sub>S</sub> = 5.0 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	195	–	ns
		t <sub>a</sub>	–	72	–	
		t <sub>b</sub>	–	123	–	
Reverse Recovery Storage Charge		Q <sub>RR</sub>	–	0.5	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperature.
4. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# M MDF5N02Z

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t<sub>rr</sub>, due to the storage of minority carrier charge, Q<sub>RR</sub>, as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t<sub>rr</sub> and low Q<sub>RR</sub> specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high di/dts. The diode's negative di/dt during t<sub>a</sub> is directly controlled by the device clearing the stored charge. However, the positive di/dt during t<sub>b</sub> is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t<sub>b</sub>/t<sub>a</sub> serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t<sub>rr</sub>), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.

## MMDF5N02Z




Figure 10. Diode Forward Voltage versus Current




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

### SAFE OPERATING AREA


The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition

the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .


A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

# MMDF5N02Z




**Figure 12. Maximum Rated Forward Biased Safe Operating Area**

## TYPICAL ELECTRICAL CHARACTERISTICS



**Figure 13. Thermal Response**




**Figure 14. Diode Reverse Recovery Waveform**

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SO-8 POWER DISSIPATION**

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile



# MMDF6N03HD

Preferred Device

## Power MOSFET 6 Amps, 30 Volts N-Channel SO-8, Dual

These miniature surface mount MOSFETs feature low  $R_{DS(on)}$  and true logic level performance. Dual MOSFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Single Pulse ( $t_p \leq 10 \mu\text{s}$ )	$I_D$ $I_{DM}$	6.0 30	Adc Apk
Source Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_S$	1.7	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 30 \text{ Vdc}$ , $V_{GS} = 5.0 \text{ Vdc}$ , $V_{DS} = 20 \text{ Vdc}$ , $I_L = 9.0 \text{ Apk}$ , $L = 10 \text{ mH}$ , $R_G = 25 \Omega$ )	$E_{AS}$	325	mJ
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 sec.	$T_L$	260	$^\circ\text{C}$

1. Mounted on G10/FR4 glass epoxy board using minimum recommended footprint.




ON Semiconductor™


<http://onsemi.com>

**6 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 35 \text{ m}\Omega$**


### N-Channel



### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



D6N03 = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMDF6N03HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMDF6N03HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc)	V <sub>(BR)DSS</sub>	30	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 20	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0	–	–	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 3.9 Adc)	R <sub>DS(on)</sub>	–	28 42	35 50	mΩ
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 5.0 Adc)	g <sub>FS</sub>	–	9.0	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	430	600	pF
Output Capacitance		C <sub>oss</sub>	–	217	300	
Transfer Capacitance		C <sub>rss</sub>	–	67.5	135	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.0 Adc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	8.2	16.4	ns
Rise Time		t <sub>r</sub>	–	8.48	16.9	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	89.6	179	
Fall Time		t <sub>f</sub>	–	61.1	122	
Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.0 Adc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	11.8	23	ns
Rise Time		t <sub>r</sub>	–	51.3	102	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	47.2	94.5	
Fall Time		t <sub>f</sub>	–	62	104	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	15.7	31.4	nC
		Q <sub>1</sub>	–	2.0	–	
		Q <sub>2</sub>	–	4.6	–	
		Q <sub>3</sub>	–	3.86	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.77 0.65	1.2 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 5.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	54.5	–	ns
		t <sub>a</sub>	–	14.8	–	
		t <sub>b</sub>	–	39.7	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.048	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperature.

# MMDF6N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMDF6N03HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# M MDF6N03HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed  $10 \mu\text{s}$ . In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMDF6N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SO-8 POWER DISSIPATION**

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



# MMDF6N03HD

## TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# M MDF7N02Z

## Power MOSFET 7 Amps, 20 Volts

### N-Channel SO-8, Dual

EZFETs™ are an advanced series of Power MOSFETs which contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.


- Zener Protected Gates Provide Electrostatic Discharge Protection
- Designed to Withstand 200 V Machine Model and 2000 V Human Body Model
- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode is Characterized for use in Bridge Circuits
- Diode Exhibits High Speed, with Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided




ON Semiconductor™

<http://onsemi.com>


**7 AMPERES**  
**20 VOLTS**  
 **$R_{DS(on)} = 27\text{ m}\Omega$**



#### MARKING DIAGRAM




SO-8, Dual  
CASE 751  
STYLE 11



7N02Z = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
M MDF7N02ZR2	SO-8	2500 Tape & Reel

# MMDF7N02Z

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Max	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	20	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	20	Vdc
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	±12	Vdc
Drain Current			Adc
Continuous @ T <sub>A</sub> = 25°C (Note 1.)	I <sub>D</sub>	7.0	
Continuous @ T <sub>A</sub> = 70°C (Note 1.)	I <sub>D</sub>	4.6	
Pulsed Drain Current (Note 3.)	I <sub>DM</sub>	35	
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1.)	P <sub>D</sub>	2.0	Watts
Linear Derating Factor @ T <sub>A</sub> = 25°C (Note 1.)		16	mW/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 2.)	P <sub>D</sub>	1.39	Watts
Linear Derating Factor @ T <sub>A</sub> = 25°C (Note 2.)		11.11	mW/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 55 to 150	°C

## THERMAL RESISTANCE

Parameter	Symbol	Typ	Max	Unit
Junction-to-Ambient (Note 1.)	R <sub>θJA</sub>	–	62.5	°C/W
Junction-to-Ambient (Note 2.)		–	90	

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 4. & 5.)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
(V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc)		–	–	–	
Temperature Coefficient (Positive)		–	15	–	mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	–	–	1.0	μAdc
(V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc)		–	–	10	
(V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)					
Gate-Body Leakage Current (V <sub>GS</sub> = ±12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	3.0	μAdc

### ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 4. & 5.)	V <sub>GS(th)</sub>	0.5	0.7	1.0	Vdc
(V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc)		–	–	–	
Threshold Temperature Coefficient (Negative)		–	2.5	–	mV/°C
Static Drain-to-Source On-Resistance (C <sub>pk</sub> ≥ 2.0) (Notes 4. & 5.)	R <sub>DS(on)</sub>	–	23	27	mΩ
(V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 7.0 Adc)		–	30	35	
(V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 3.5 Adc)					
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc) (Note 4.)	g <sub>FS</sub>	5.0	11	–	Mhos

- When mounted on 1" square FR4 or G-10 board (V<sub>GS</sub> = 10 V, @ 10 seconds).
- When mounted on minimum recommended FR4 or G-10 board (V<sub>GS</sub> = 10 V, @ Steady State).
- Repetitive rating; pulse width limited by maximum junction temperature.
- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MMDF7N02Z

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	450	630	pF
Output Capacitance		C <sub>oss</sub>	–	350	490	
Transfer Capacitance		C <sub>rss</sub>	–	110	155	

### SWITCHING CHARACTERISTICS (Note 7.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 6.)	t <sub>d(on)</sub>	–	31	62	ns
Rise Time		t <sub>r</sub>	–	230	460	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	725	1450	
Fall Time		t <sub>f</sub>	–	780	1560	
Gate Charge See Figure 8	(V <sub>DS</sub> = 12 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 4.5 Vdc) (Note 6.)	Q <sub>T</sub>	–	17	24	nC
		Q <sub>1</sub>	–	1.4	–	
		Q <sub>2</sub>	–	6.7	–	
		Q <sub>3</sub>	–	6.5	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc) (Note 6.) (I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.90 0.84	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs) (Note 6.)	t <sub>rr</sub>	–	780	–	ns
		t <sub>a</sub>	–	190	–	
		t <sub>b</sub>	–	590	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	5.7	–	μC

6. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

7. Switching characteristics are independent of operating junction temperatures.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MMDF7N02Z




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu\text{s}$ . In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area



# MMDF7N02Z

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.0 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{62.5^\circ\text{C/W}} = 2.0 \text{ Watts}$$

The 62.5°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile

# MMDFS2P102

## Power MOSFET 2 Amps, 20 Volts

### P-Channel SO-8, FETKY™

The FETKY product family incorporates low  $R_{DS(on)}$ , true logic level MOSFETs packaged with industry leading, low forward drop, low leakage Schottky Barrier rectifiers to offer high efficiency components in a space saving configuration. Independent pinouts for MOSFET and Schottky die allow the flexibility to use a single component for switching and rectification functions in a wide variety of applications such as Buck Converter, Buck-Boost, Synchronous Rectification, Low Voltage Motor Control, and Load Management in Battery Packs, Chargers, Cell Phones and other Portable Products.

- Power MOSFET with Low  $V_F$ , Low  $I_R$  Schottky Rectifier
- Lower Component Placement and Inventory Costs along with Board Space Savings
- Logic Level Gate Drive – Can be Driven by Logic ICs
- Mounting Information for SO-8 Package Provided
- $I_{DSS}$  Specified at Elevated Temperature
- Applications Information Provided

#### MOSFET MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current (Note 3.)			
– Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	3.3	Adc
– Continuous @ $T_A = 100^\circ\text{C}$	$I_D$	2.1	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	20	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.0	Watts
Single Pulse Drain-to-Source Avalanche Energy – STARTING $T_J = 25^\circ\text{C}$ $V_{DD} = 30\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $V_{DS} = 20\text{ Vdc}$ , $I_L = 9.0\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\ \Omega$	EAS	324	mJ



1. Negative sign for P-channel device omitted for clarity.
2. Pulse Test: Pulse Width  $\leq 250\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .
3. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.




ON Semiconductor™

<http://onsemi.com>

**2 AMPERES**  
**20 VOLTS**  
 **$R_{DS(on)} = 160\text{ m}\Omega$**   
 **$V_F = 0.39\text{ Volts}$**



#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
MMDFS2P102R2	SO-8	2500 Tape & Reel

## MMDFS2P102

### SCHOTTKY RECTIFIER MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Peak Repetitive Reverse Voltage DC Blocking Voltage	$V_{RRM}$ $V_R$	20	Volts
Average Forward Current (Note 4.) (Rated $V_R$ ) $T_A = 100^\circ\text{C}$	$I_O$	1.0	Amps
Peak Repetitive Forward Current (Note 3.) (Rated $V_R$ , Square Wave, 20 kHz) $T_A = 105^\circ\text{C}$	$I_{frm}$	2.0	Amps
Non-Repetitive Peak Surge Current (Surge applied at rated load conditions, halfwave, single phase, 60 Hz)	$I_{fsm}$	20	Amps

### THERMAL CHARACTERISTICS – SCHOTTKY AND MOSFET

Thermal Resistance – Junction-to-Ambient (Note 5.) – MOSFET	$R_{\theta JA}$	167	$^\circ\text{C/W}$
Thermal Resistance – Junction-to-Ambient (Note 6.) – MOSFET	$R_{\theta JA}$	100	
Thermal Resistance – Junction-to-Ambient (Note 3.) – MOSFET	$R_{\theta JA}$	62.5	
Thermal Resistance – Junction-to-Ambient (Note 5.) – Schottky	$R_{\theta JA}$	204	
Thermal Resistance – Junction-to-Ambient (Note 6.) – Schottky	$R_{\theta JA}$	122	
Thermal Resistance – Junction-to-Ambient (Note 4.) – Schottky	$R_{\theta JA}$	83	
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	

4. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.
5. Mounted with minimum recommended pad size, PC Board FR4.
6. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), Steady State.

# MMDFS2P102

## MOSFET ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 7.)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain–Source Voltage ( $V_{GS} = 0\text{ Vdc}$ , $I_D = 0.25\text{ mA}$ ) Temperature Coefficient (Positive)	$V_{(BR)DSS}$	20 –	– 25	– –	Vdc mV/°C
Zero Gate Drain Current ( $V_{DS} = 30\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ ) ( $V_{DS} = 20\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 125^\circ\text{C}$ )	$I_{DSS}$	– –	– –	1.0 10	$\mu\text{Adc}$
Gate Body Leakage Current ( $V_{GS} = \pm 20\text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSS}$	–	–	100	nAdc

## ON CHARACTERISTICS (Note 8.)

Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = 0.25\text{ mA}$ ) Temperature Coefficient (Negative)	$V_{GS(th)}$	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain–Source Resistance ( $V_{GS} = 10\text{ Vdc}$ , $I_D = 2.0\text{ Adc}$ ) ( $V_{GS} = 4.5\text{ Vdc}$ , $I_D = 2.5\text{ Adc}$ )	$R_{DS(on)}$	– –	0.118 0.152	0.160 0.180	Ohms
Forward Transconductance ( $V_{DS} = 3.0\text{ Vdc}$ , $I_D = 1.0\text{ Adc}$ )	gFS	2.0	3.0	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 16\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$C_{iss}$	–	420	588	pF
Output Capacitance		$C_{oss}$	–	290	406	
Reverse Transfer Capacitance		$C_{rss}$	–	116	232	

## SWITCHING CHARACTERISTICS (Note 9.)

Turn–On Delay Time	$(V_{DS} = 10\text{ Vdc}$ , $I_D = 2.0\text{ Adc}$ , $V_{GS} = 4.5\text{ Vdc}$ , $R_G = 6.0\ \Omega$ )	$t_{d(on)}$	–	19	38	ns
Rise Time		$t_r$	–	66	132	
Turn–Off Delay Time		$t_{d(off)}$	–	25	50	
Fall Time		$t_f$	–	37	74	
Gate Charge	$(V_{DS} = 16\text{ Vdc}$ , $I_D = 2.0\text{ Adc}$ , $V_{GS} = 10\text{ Vdc}$ )	$Q_T$	–	15	20	nC
		$Q_1$	–	1.2	–	
		$Q_2$	–	5.0	–	
		$Q_3$	–	4.0	–	

## DRAIN SOURCE DIODE CHARACTERISTICS

Forward On–Voltage (Note 8.)	$(I_S = 2.0\text{ Adc}$ , $V_{GS} = 0\text{ Vdc}$ )	$V_{SD}$	–	1.5	2.1	V
Reverse Recovery Time	$(I_S = 2.0\text{ Adc}$ , $V_{DD} = 15\text{ V}$ , $dI_S/dt = 100\text{ A}/\mu\text{s}$ )	$t_{rr}$	–	38	–	ns
		$t_a$	–	17	–	
		$t_b$	–	21	–	
Reverse Recovery Stored Charge		$Q_{RR}$	–	0.034	–	$\mu\text{C}$

## SCHOTTKY RECTIFIER ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Maximum Instantaneous Forward Voltage (Note 8.) $I_F = 1.0\text{ A}$ $I_F = 2.0\text{ A}$	$V_F$	$T_J = 25^\circ\text{C}$	$T_J = 125^\circ\text{C}$	Volts
		0.47 0.58	0.39 0.53	
Maximum Instantaneous Reverse Current (Note 8.) $V_R = 20\text{ V}$	$I_R$	$T_J = 25^\circ\text{C}$	$T_J = 125^\circ\text{C}$	mA
		0.05	10	
Maximum Voltage Rate of Change $V_R = 20\text{ V}$	dV/dt	10,000		V/ $\mu\text{s}$

7. Negative sign for P–channel device omitted for clarity.
8. Pulse Test: Pulse Width  $\leq 300\ \mu\text{sec}$ , Duty Cycle  $\leq 2.0\%$ .
9. Switching characteristics are independent of operating temperature.

TYPICAL FET ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL FET ELECTRICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



TYPICAL FET ELECTRICAL CHARACTERISTICS




Figure 13. FET Thermal Response




Figure 14. Diode Reverse Recovery Waveform

TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




Figure 15. Typical Forward Voltage




Figure 16. Maximum Forward Voltage

# MMDFS2P102

## TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




Figure 17. Typical Reverse Current




Figure 18. Maximum Reverse Current




Figure 19. Typical Capacitance




Figure 20. Current Derating




Figure 21. Forward Power Dissipation

TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS






Figure 22. Schottky Thermal Response

TYPICAL APPLICATIONS

STEP DOWN SWITCHING REGULATORS



Buck Regulator




Synchronous Buck Regulator


# MMDFS2P102

## TYPICAL APPLICATIONS

### STEP UP SWITCHING REGULATORS




Boost Regulator



Buck-Boost Regulator

### MULTIPLE BATTERY CHARGERS




Buck Regulator/Charger

# MMDFS2P102

## TYPICAL APPLICATIONS

### Li-Ion BATTERY PACK APPLICATIONS



- Applicable in battery packs which require a high current level.
- During charge cycle Q2 is on and Q1 is off. Schottky can reduce power loss during fast charge.
- During discharge Q1 is on and Q2 is off. Again, Schottky can reduce power dissipation.
- Under normal operation, both transistors are on.

# MMDFS6N303

## Product Preview Power MOSFET 6 Amps, 30 Volts

### N-Channel SO-8, FETKY™

The FETKY product family incorporates low  $R_{DS(on)}$ , true logic level MOSFETs packaged with industry leading, low forward drop, low leakage Schottky Barrier rectifiers to offer high efficiency components in a space saving configuration. Independent pinouts for MOSFET and Schottky die allow the flexibility to use a single component for switching and rectification functions in a wide variety of applications such as Buck Converter, Buck-Boost, Synchronous Rectification, Low Voltage Motor Control, and Load Management in Battery Packs, Chargers, Cell Phones and other Portable Products.

- Power MOSFET with Low  $V_F$
- Lower Component Placement and Inventory Costs along with Board Space Savings
- Logic Level Gate Drive — Can be Driven by Logic ICs
- Mounting Information for SO-8 Package Provided
- Applications Information Provided
- R2 Suffix for Tape and Reel (2500 units/13" reel)
- Marking: 6N303

#### MOSFET MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage — Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current (Note 2.)			
— Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	6.0	Adc
— Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	30	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.0	Watts
Single Pulse Drain-to-Source Avalanche Energy — Startin $T_J = 25^\circ\text{C}$ $V_{DD} = 30\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $V_{DS} = 20\text{ Vdc}$ , $I_L = 9.0\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\ \Omega$	$E_{AS}$	325	mJ

1. Pulse Test: Pulse Width  $\leq 250\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.




ON Semiconductor™


<http://onsemi.com>

**6 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 35\text{ m}\Omega$**   
 **$V_F = 0.42\text{ Volts}$**


N-Channel



#### MARKING DIAGRAM




SO-8  
CASE 751  
STYLE 18



6N303 = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

#### PIN ASSIGNMENT



Top View

#### ORDERING INFORMATION

Device	Package	Shipping
MMDFS6N303R2	SO-8	2500 Tape & Reel

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

# MMDFS6N303

## SCHOTTKY RECTIFIER MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Peak Repetitive Reverse Voltage DC Blocking Voltage	V <sub>RRM</sub> V <sub>R</sub>	30	Volts
Average Forward Current (Note 3.) (Rated V <sub>R</sub> ) T <sub>A</sub> = 104°C	I <sub>O</sub>	2.0	Amps
Peak Repetitive Forward Current (Note 3.) (Rated V <sub>R</sub> , Square Wave, 20 kHz) T <sub>A</sub> = 108°C	I <sub>frm</sub>	4.0	Amps
Non-Repetitive Peak Surge Current (Surge applied at rated load conditions, halfwave, single phase, 60 Hz)	I <sub>fsm</sub>	30	Amps

## THERMAL CHARACTERISTICS — SCHOTTKY AND MOSFET

Thermal Resistance — Junction-to-Ambient (Note 4.) — MOSFET	R <sub>θJA</sub>	167	°C/W
Thermal Resistance — Junction-to-Ambient (Note 5.) — MOSFET	R <sub>θJA</sub>	97	
Thermal Resistance — Junction-to-Ambient (Note 2.) — MOSFET	R <sub>θJA</sub>	62.5	
Thermal Resistance — Junction-to-Ambient (Note 4.) — Schottky	R <sub>θJA</sub>	197	
Thermal Resistance — Junction-to-Ambient (Note 5.) — Schottky	R <sub>θJA</sub>	97	
Thermal Resistance — Junction-to-Ambient (Note 3.) — Schottky	R <sub>θJA</sub>	62.5	
Operating and Storage Temperature Range	T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	

## MOSFET ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 6.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-Source Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mA) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 —	— —	— —	Vdc mV/°C
Zero Gate Drain Current (V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	— —	— —	1.0 20	μAdc
Gate Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	—	—	100	nAdc

### ON CHARACTERISTICS (Note 6.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mA) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 —	— —	— —	Vdc
Static Drain-Source Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 3.9 Adc)	R <sub>DS(on)</sub>	— —	28 42	35 50	mΩ
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 5.0 Adc)	g <sub>FS</sub>	—	9.0	—	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	—	430	600	pF
Output Capacitance		C <sub>oss</sub>	—	217	300	
Reverse Transfer Capacitance		C <sub>rss</sub>	—	67.5	135	

- Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.
- Mounted with minimum recommended pad size, PC Board FR4.
- Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), Steady State.
- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

# MMDFS6N303

## MOSFET ELECTRICAL CHARACTERISTICS – continued ( $T_C = 25^\circ\text{C}$ unless otherwise noted) (Note 7.)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>SWITCHING CHARACTERISTICS</b> (Note 8.)						
Turn-On Delay Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 1.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc}, R_G = 6.0 \Omega)$	$t_{d(on)}$	—	8.2	16.5	ns
Rise Time		$t_r$	—	8.5	17	
Turn-Off Delay Time		$t_{d(off)}$	—	89.6	179	
Fall Time		$t_f$	—	61.1	122	
Gate Charge	$(V_{DS} = 15 \text{ Vdc}, I_D = 5.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	$Q_T$	—	15.7	31.4	nC
		$Q_1$	—	2.0	—	
		$Q_2$	—	4.6	—	
		$Q_3$	—	3.9	—	

## DRAIN SOURCE DIODE CHARACTERISTICS

Forward On-Voltage (Note 7.)	$(I_S = 1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	$V_{SD}$	—	0.77	1.2	Vdc
Reverse Recovery Time	$(V_{GS} = 0 \text{ V}, I_S = 5.0 \text{ A}, di_S/dt = 100 \text{ A}/\mu\text{s})$	$t_{rr}$	—	54.5	—	ns
		$t_a$	—	14.8	—	
		$t_b$	—	39.7	—	
Reverse Recovery Stored Charge		$Q_{RR}$	—	0.048	—	$\mu\text{C}$

## SCHOTTKY RECTIFIER ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Maximum Instantaneous Forward Voltage (Note 7.) $I_F = 100 \text{ mAdc}$ $I_F = 3.0 \text{ Adc}$ $I_F = 6.0 \text{ Adc}$	$V_F$	<b><math>T_J = 25^\circ\text{C}</math></b>	<b><math>T_J = 125^\circ\text{C}</math></b>	Volts
		0.28	0.13	
		0.42	0.33	
		0.50	0.45	
Maximum Instantaneous Reverse Current (Note 7.) $V_R = 30 \text{ V}$	$I_R$	<b><math>T_J = 25^\circ\text{C}</math></b>	<b><math>T_J = 125^\circ\text{C}</math></b>	$\mu\text{A}$
		250	—	
		—	25	mA
Maximum Voltage Rate of Change $V_R = 30 \text{ V}$	$dV/dt$	10,000		$\text{V}/\mu\text{s}$

7. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

8. Switching characteristics are independent of operating junction temperature.



TYPICAL FET ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL FET ELECTRICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL FET ELECTRICAL CHARACTERISTICS




Figure 13. FET Thermal Response




Figure 14. Diode Reverse Recovery Waveform

TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




Figure 15. Typical Forward Voltage




Figure 16. Maximum Forward Voltage

TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




Figure 17. Typical Reverse Current




Figure 18. Maximum Reverse Current




Figure 19. Typical Capacitance




Figure 20. Current Derating




Figure 21. Forward Power Dissipation

TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS






Figure 22. Schottky Thermal Response

TYPICAL APPLICATIONS

STEP DOWN SWITCHING REGULATORS



Buck Regulator




Synchronous Buck Regulator


# MMDFS6N303

## TYPICAL APPLICATIONS

### STEP UP SWITCHING REGULATORS




Boost Regulator



Buck-Boost Regulator


### MULTIPLE BATTERY CHARGERS



# MMDFS6N303

## TYPICAL APPLICATIONS

### Li-Ion BATTERY PACK APPLICATIONS



- Applicable in battery packs which require a high current level.
- During charge cycle Q2 is on and Q1 is off. Schottky can reduce power loss during fast charge.
- During discharge Q1 is on and Q2 is off. Again, Schottky can reduce power dissipation.
- Under normal operation, both transistors are on.

# MMFT107T1

Preferred Device

## Power MOSFET 250 mA, 200 Volts N-Channel SOT-223

This Power MOSFET is designed for high speed, low loss power switching applications such as switching regulators, dc-dc converters, solenoid and relay drivers. The device is housed in the SOT-223 package which is designed for medium power surface mount applications.

- Silicon Gate for Fast Switching Speeds
- Low Drive Requirement
- The SOT-223 Package can be soldered using wave or reflow. The formed leads absorb thermal stress during soldering eliminating the possibility of damage to the die.

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	200	Volts
Gate-to-Source Voltage – Non-Repetitive	$V_{GS}$	$\pm 20$	Volts
Drain Current	$I_D$	250	mA <sub>dc</sub>
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.) Derate above $25^\circ\text{C}$	$P_D$	0.8 6.4	Watts mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to 150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	156	$^\circ\text{C}/\text{W}$
Maximum Temperature for Soldering Purposes Time in Solder Bath	$T_L$	260 10	$^\circ\text{C}$ Sec


1. Device mounted on FR-4 glass epoxy printed circuit using minimum recommended footprint.




ON Semiconductor™

<http://onsemi.com>


**250 mA**  
**200 VOLTS**  
 **$R_{DS(on)} = 14 \Omega$**



### MARKING DIAGRAM




TO-261AA  
CASE 318E  
STYLE 3



L = Location Code  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMFT107T1	SOT-223	1000 Tape & Reel
MMFT107T3	SOT-223	4000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.



# MMFT107T1

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage ( $V_{GS} = 0, I_D = 10 \mu\text{A}$ )	$V_{(BR)DSS}$	200	–	–	Vdc
Zero Gate Voltage Drain Current ( $V_{DS} = 130 \text{ V}, V_{GS} = 0$ )	$I_{DSS}$	–	–	30	nAdc
Gate-Body Leakage Current – Reverse ( $V_{GS} = 15 \text{ Vdc}, V_{DS} = 0$ )	$I_{GSS}$	–	–	10	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage ( $V_{DS} = V_{GS}, I_D = 1.0 \text{ mA}$ )	$V_{GS(th)}$	1.0	–	3.0	Vdc
Static Drain-to-Source On-Resistance ( $V_{GS} = 10 \text{ Vdc}, I_D = 200 \text{ mA}$ )	$R_{DS(on)}$	–	–	14	Ohms
Drain-to-Source On-Voltage ( $V_{GS} = 10 \text{ V}, I_D = 200 \text{ mA}$ )	$V_{DS(on)}$	–	–	2.8	Vdc
Forward Transconductance ( $V_{DS} = 25 \text{ V}, I_D = 250 \text{ mA}$ )	$g_{fs}$	–	300	–	mmhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz})$	$C_{iss}$	–	60	–	pF
Output Capacitance		$C_{oss}$	–	30	–	
Transfer Capacitance		$C_{rss}$	–	6.0	–	

## SOURCE DRAIN DIODE CHARACTERISTICS

Diode Forward Voltage	$(V_{GS} = 0, I_S = 250 \text{ mA})$	$V_F$	–	0.8	–	V
Continuous Source Current, Body Diode		$I_S$	–	–	250	mA
Pulsed Source Current, Body Diode		$I_{SM}$	–	–	500	

2. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics

# MMFT107T1

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance Variation with Temperature




Figure 5. Source-Drain Diode Forward Voltage




Figure 6. Capacitance Variation




Figure 7. Gate Charge versus Gate-to-Source Voltage





Figure 8. Transconductance

## INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SOT-223 POWER DISSIPATION

The power dissipation of the SOT-223 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-223 package,  $P_D$  can be calculated as follows:


$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 0.8 watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{156^\circ\text{C/W}} = 0.8 \text{ watts}$$

The 156°C/W for the SOT-223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 0.8 watts. There are other alternatives to achieving higher power dissipation from the SOT-223 package. One is to increase the area of the collector pad. By increasing the area of the collector pad, the power dissipation can be increased. Although the power dissipation can almost be doubled with this method, area is taken up on the printed circuit board which can defeat the purpose of using surface mount technology. A graph of  $R_{\theta JA}$  versus collector pad area is shown in Figure 9.

## MMFT107T1



**Figure 9. Thermal Resistance versus Collector Pad Area for the SOT-223 Package (Typical)**

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass

or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the SOT-223 package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

## TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 10 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 10. Typical Solder Heating Profile

# MMFT2406T1

Preferred Device

## Power MOSFET 700 mA, 240 Volts N-Channel SOT-223

This Power MOSFET is designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers. The device is housed in the SOT-223 package which is designed for medium power surface mount applications.

- Silicon Gate for Fast Switching Speeds
- High Voltage – 240 Vdc
- Low Drive Requirement
- The SOT-223 Package can be soldered using wave or reflow. The formed leads absorb thermal stress during soldering, eliminating the possibility of damage to the die.

### MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DS</sub>	240	Vdc
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	±20	Vdc
Drain Current	I <sub>D</sub>	700	mAdc
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1.) Derate above 25°C	P <sub>D</sub>	1.5 12	Watts mW/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to 150	°C

### THERMAL CHARACTERISTICS

Thermal Resistance – Junction-to-Ambient (surface mounted) (Note 1.)	R <sub>θJA</sub>	83.3	°C/W
Lead Temperature for Soldering Purposes, 1/16" from case Time in Solder Bath	T <sub>L</sub>	260 10	°C Sec


1. Device mounted on a glass epoxy printed circuit board 1.575 in. x 1.575 in. x 0.059 in.; mounting pad for the collector lead min. 0.93 sq. in.




ON Semiconductor™

<http://onsemi.com>


**700 mA**  
**240 VOLTS**  
**RDS(on) = 6.0 Ω**



### MARKING DIAGRAM




TO-261AA  
CASE 318E  
STYLE 3



L = Location Code  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMFT2406T1	SOT-223	1000 Tape & Reel
MMFT2406T3	SOT-223	4000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMFT2406T1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 100 μA)	V <sub>(BR)DSS</sub>	240	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 120 V, V <sub>GS</sub> = 0)	I <sub>DSS</sub>	–	10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = 15 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mAdc)	V <sub>GS(th)</sub>	0.8	2.0	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 2.5 Vdc, I <sub>D</sub> = 0.1 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 0.5 Adc)	R <sub>DS(on)</sub>	– –	10 6.0	Ohms
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.5 A)	V <sub>DS(on)</sub>	–	3.0	Vdc
Forward Transconductance (V <sub>DS</sub> = 6.0 V, I <sub>D</sub> = 0.5 A)	g <sub>FS</sub>	300	–	mmhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	125	pF
Output Capacitance		C <sub>oss</sub>	–	50	
Transfer Capacitance		C <sub>rss</sub>	–	20	


2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

**INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-223 POWER DISSIPATION**

The power dissipation of the SOT-223 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-223 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$


The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 1.5 watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{83.3^\circ\text{C/W}} = 1.5 \text{ watts}$$

The 83.3°C/W for the SOT-223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.5 watts. There are other alternatives to achieving higher power dissipation from the SOT-223 package. One is to increase the area of the collector pad. By increasing the area of the collector pad, the power dissipation can be increased. Although the power dissipation can almost be doubled with this method, area is taken up on the printed circuit board which can defeat the purpose of using surface mount technology. A graph of  $R_{\theta JA}$  versus collector pad area is shown in Figure 1.



## MMFT2406T1



**Figure 1. Thermal Resistance versus Collector Pad Area for the SOT-223 Package (Typical)**

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass

or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the SOT-223 package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 2 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 2. Typical Solder Heating Profile

# MMFT2955E

Preferred Device

## Power MOSFET 1 Amp, 60 Volts P-Channel SOT-223

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient device also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients. The device is housed in the SOT-223 package which is designed for medium power surface mount applications.

- Silicon Gate for Fast Switching Speeds
- The SOT-223 Package can be Soldered Using Wave or Reflow. The Formed Leads Absorb Thermal Stress During Soldering, Eliminating the Possibility of Damage to the Die

### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	60	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 15$	
Drain Current – Continuous	$I_D$	1.2	Adc
– Pulsed	$I_{DM}$	4.8	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$ (Note 1.)	0.8 6.4	Watts mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ V}$ , $V_{GS} = 10\text{ V}$ , Peak $I_L = 1.2\text{ A}$ , $L = 0.2\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	108	mJ

### THERMAL CHARACTERISTICS

Thermal Resistance – Junction-to-Ambient (surface mounted)	$R_{\theta JA}$	156	$^\circ\text{C/W}$
Maximum Temperature for Soldering Purposes, Time in Solder Bath	$T_L$	260 10	$^\circ\text{C}$ Sec



1. Power rating when mounted on FR-4 glass epoxy printed circuit board using recommended footprint.



ON Semiconductor™


<http://onsemi.com>

**1 AMPERE  
60 VOLTS  
 $R_{DS(on)} = 300\text{ m}\Omega$**




**TO-261AA  
CASE 318E  
STYLE 3**

### MARKING DIAGRAM



2955E = Device Code  
L = Location Code  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMFT2955ET1	SOT-223	1000 Tape & Reel
MMFT2955ET3	SOT-223	1000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMFT2955E

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage, (V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μA)	V <sub>(BR)DSS</sub>	60	–	–	Vdc
Zero Gate Voltage Drain Current, (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 50	μA <sub>dc</sub>
Gate-Body Leakage Current, (V <sub>GS</sub> = 15 V, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nA <sub>dc</sub>

### ON CHARACTERISTICS

Gate Threshold Voltage, (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1 mA)	V <sub>GS(th)</sub>	2.0	–	4.5	Vdc
Static Drain-to-Source On-Resistance, (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.6 A)	R <sub>DS(on)</sub>	–	–	0.3	Ohms
Drain-to-Source On-Voltage, (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.2 A)	V <sub>DS(on)</sub>	–	–	0.48	Vdc
Forward Transconductance, (V <sub>DS</sub> = 15 V, I <sub>D</sub> = 0.6 A)	g <sub>FS</sub>	–	7.5	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0, f = 1 MHz)	C <sub>iss</sub>	–	460	–	pF
Output Capacitance		C <sub>oss</sub>	–	210	–	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	84	–	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 1.6 A V <sub>GS</sub> = 10 V, R <sub>G</sub> = 50 ohms, R <sub>GS</sub> = 25 ohms)	t <sub>d(on)</sub>	–	18	–	ns
Rise Time		t <sub>r</sub>	–	29	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	44	–	
Fall Time		t <sub>f</sub>	–	32	–	
Total Gate Charge	(V <sub>DS</sub> = 48 V, I <sub>D</sub> = 1.2 A, V <sub>GS</sub> = 10 Vdc) See Figures 15 and 16	Q <sub>g</sub>	–	18	–	nC
Gate-Source Charge		Q <sub>gs</sub>	–	2.8	–	
Gate-Drain Charge		Q <sub>gd</sub>	–	7.5	–	

### SOURCE DRAIN DIODE CHARACTERISTICS (Note 3.)

Forward On-Voltage	I <sub>S</sub> = 1.2 A, V <sub>GS</sub> = 0	V <sub>SD</sub>	–	1.0	–	Vdc
Forward Turn-On Time	I <sub>S</sub> = 1.2 A, V <sub>GS</sub> = 0, dI <sub>S</sub> /dt = 400 A/μs, V <sub>R</sub> = 30 V	t <sub>on</sub>	Limited by stray inductance			
Reverse Recovery Time		t <sub>rr</sub>	–	90	–	ns

- Switching characteristics are independent of operating junction temperature.
- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

# MMFT2955E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. On-Resistance versus Drain Current




Figure 5. On-Resistance versus Gate-to-Source Voltage





Figure 6. On-Resistance versus Junction Temperature

**FORWARD BIASED SAFE OPERATING AREA**


The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on an ambient temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various ambient temperatures can be determined by using the thermal response curves. ON Semiconductor Application Note, AN569, “Transient Thermal Resistance—General Data and Its Use” provides detailed instructions.



**Figure 7. Maximum Rated Forward Biased Safe Operating Area**

**SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, BVDSS. The switching SOA is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.



**Figure 8. Thermal Response**

**COMMUTATING SAFE OPERATING AREA (CSOA)**

The Commutating Safe Operating Area (CSOA) of Figure 10 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of  $I_{FM}$  and peak  $V_{DS}$  for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 9 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so  $dI_S/dt$  is specified with a maximum value. Higher values of  $dI_S/dt$  require an appropriate derating of  $I_{FM}$ , peak  $V_{DS}$  or both. Ultimately  $dI_S/dt$  is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during  $t_{TR}$  as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$  is the peak drain-to-source voltage that the device must sustain during commutation;  $I_{FM}$  is the maximum forward source-drain diode current just prior to the onset of commutation.

$V_R$  is specified at 80% rated  $BV_{DSS}$  to ensure that the CSOA stress is maximized as  $I_S$  decays from  $I_{RM}$  to zero.

$R_{GS}$  should be minimized during commutation.  $T_J$  has only a second order effect on CSOA.

Stray inductances in ON Semiconductor’s test circuit are assumed to be practical minimums.  $dV_{DS}/dt$  in excess of 10 V/ns was attained with  $dI_S/dt$  of 400 A/ $\mu$ s.

# MMFT2955E




Figure 9. Commutating Waveforms




Figure 10. Commutating Safe Operating Area (CSOA)




Figure 11. Commutating Safe Operating Area Test Circuit




Figure 12. Unclamped Inductive Switching Test Circuit




Figure 13. Unclamped Inductive Switching Waveforms

# MMFT2955E




Figure 14. Capacitance Variation with Voltage




Figure 15. Gate Charge versus Gate-To-Source Voltage




Figure 16. Gate Charge Test Circuit




**INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-223 POWER DISSIPATION**

The power dissipation of the SOT-223 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-223 package,  $P_D$  can be calculated as follows:


$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 800 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{156^\circ\text{C/W}} = 800 \text{ milliwatts}$$

The 156°C/W for the SOT-223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 800 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-223 package. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. A graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 17.

## MMFT2955E



**Figure 17. Thermal Resistance versus Drain Pad Area for the SOT-223 Package (Typical)**

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass

or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the SOT-223 package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MMFT2N02EL

Preferred Device

## Power MOSFET 2 Amps, 20 Volts N-Channel SOT-223

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. This device is also designed with a low threshold voltage so it is fully enhanced with 5 Volts. This new energy efficient device also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, dc-dc converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients. The device is housed in the SOT-223 package which is designed for medium power surface mount applications.

- Silicon Gate for Fast Switching Speeds
- Low Drive Requirement to Interface Power Loads to Logic Level ICs,  $V_{GS(th)} = 2$  Volts Max
- The SOT-223 Package can be Soldered Using Wave or Reflow. The Formed Leads Absorb Thermal Stress During Soldering, Eliminating the Possibility of Damage to the Die

### MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 15$	
Drain Current – Continuous – Pulsed	$I_D$	1.6	Adc
	$I_{DM}$	6.4	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$ (Note 1.)	0.8	Watts mW/ $^\circ\text{C}$
		6.4	
Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 10$ V, $V_{GS} = 5$ V, Peak $I_L = 2$ A, $L = 0.2$ mH, $R_G = 25$ $\Omega$ )	$E_{AS}$	66	mJ

### THERMAL CHARACTERISTICS

Thermal Resistance – Junction-to-Ambient (surface mounted)	$R_{\theta JA}$	156	$^\circ\text{C}/\text{W}$
Maximum Temperature for Soldering Purposes, Time in Solder Bath	$T_L$	260	$^\circ\text{C}$
		10	Sec


1. Power rating when mounted on FR-4 glass epoxy printed circuit board using recommended footprint.




ON Semiconductor™

<http://onsemi.com>


**2 AMPERES  
20 VOLTS  
 $R_{DS(on)} = 150$  m $\Omega$**



### MARKING DIAGRAM




TO-261AA  
CASE 318E  
STYLE 3



L = Location Code  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMFT2N02ELT1	SOT-223	1000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMFT2N02EL

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage, (V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μA)	V <sub>(BR)DSS</sub>	20	–	–	Vdc
Zero Gate Voltage Drain Current, (V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0)	I <sub>DSS</sub>	–	–	10	μAdc
Gate-Body Leakage Current, (V <sub>GS</sub> = 15 V, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS

Gate Threshold Voltage, (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1 mA)	V <sub>GS(th)</sub>	1	–	2	Vdc
Static Drain-to-Source On-Resistance, (V <sub>GS</sub> = 5 V, I <sub>D</sub> = 0.8 A)	R <sub>DS(on)</sub>	–	–	0.15	Ohms
Drain-to-Source On-Voltage, (V <sub>GS</sub> = 5 V, I <sub>D</sub> = 1.6 A)	V <sub>DS(on)</sub>	–	–	0.32	Vdc
Forward Transconductance, (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 0.8 A)	g <sub>FS</sub>	–	2.6	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0, f = 1 MHz)	C <sub>iss</sub>	–	580	–	pF
Output Capacitance		C <sub>oss</sub>	–	430	–	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	250	–	

### SWITCHING CHARACTERISTICS

Turn-On Delay Time	(V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1.6 A V <sub>GS</sub> = 5 V, R <sub>G</sub> = 50 ohms, R <sub>GS</sub> = 25 ohms)	t <sub>d(on)</sub>	–	16	–	ns
Rise Time		t <sub>r</sub>	–	73	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	77	–	
Fall Time		t <sub>f</sub>	–	107	–	
Total Gate Charge	(V <sub>DS</sub> = 16 V, I <sub>D</sub> = 1.6 A, V <sub>GS</sub> = 5 Vdc) See Figures 15 and 16	Q <sub>g</sub>	–	20	–	nC
Gate-Source Charge		Q <sub>gs</sub>	–	1.7	–	
Gate-Drain Charge		Q <sub>gd</sub>	–	6	–	

### SOURCE DRAIN DIODE CHARACTERISTICS (Note 2.)

Forward On-Voltage	I <sub>S</sub> = 1.6 A, V <sub>GS</sub> = 0	V <sub>SD</sub>	–	0.9	–	Vdc
Forward Turn-On Time	I <sub>S</sub> = 1.6 A, V <sub>GS</sub> = 0, dI <sub>S</sub> /dt = 400 A/μs, V <sub>R</sub> = 16 V	t <sub>on</sub>	Limited by stray inductance			
Reverse Recovery Time		t <sub>rr</sub>	–	55	–	ns

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%

# MMFT2N02EL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. On-Resistance versus Drain Current




Figure 5. On-Resistance versus Gate-to-Source Voltage





Figure 6. On-Resistance versus Junction Temperature

**FORWARD BIASED SAFE OPERATING AREA**


The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on an ambient temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various ambient temperatures can be determined by using the thermal response curves. ON Semiconductor Application Note, AN569, “Transient Thermal Resistance—General Data and Its Use” provides detailed instructions.

**SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $BV_{DSS}$ . The switching SOA is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.



**Figure 7. Maximum Rated Forward Biased Safe Operating Area**



**Figure 8. Thermal Response**

**COMMUTATING SAFE OPERATING AREA (CSOA)**

The Commutating Safe Operating Area (CSOA) of Figure 10 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of  $I_{FM}$  and peak  $V_{DS}$  for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 9 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so  $dI_S/dt$  is specified with a maximum value. Higher values of  $dI_S/dt$  require an appropriate derating of  $I_{FM}$ , peak  $V_{DS}$  or both. Ultimately  $dI_S/dt$  is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during  $t_{TR}$  as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$  is the peak drain-to-source voltage that the device must sustain during commutation;  $I_{FM}$  is the maximum forward source-drain diode current just prior to the onset of commutation.

$V_R$  is specified at 80% rated  $BV_{DSS}$  to ensure that the CSOA stress is maximized as  $I_S$  decays from  $I_{RM}$  to zero.

$R_{GS}$  should be minimized during commutation.  $T_J$  has only a second order effect on CSOA.

Stray inductances in ON Semiconductor’s test circuit are assumed to be practical minimums.  $dV_{DS}/dt$  in excess of 10 V/ns was attained with  $dI_S/dt$  of 400 A/ $\mu$ s.

# MMFT2N02EL




Figure 9. Commutating Waveforms




Figure 10. Commutating Safe Operating Area (CSOA)




Figure 11. Commutating Safe Operating Area Test Circuit




Figure 12. Unclamped Inductive Switching Test Circuit




Figure 13. Unclamped Inductive Switching Waveforms



# MMFT2N02EL




Figure 14. Capacitance Variation With Voltage




Figure 15. Gate Charge versus Gate-To-Source Voltage





Figure 16. Gate Charge Test Circuit

**INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-223 POWER DISSIPATION**

The power dissipation of the SOT-223 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-223 package,  $P_D$  can be calculated as follows:


$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 800 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{156^\circ\text{C/W}} = 800 \text{ milliwatts}$$

The 156°C/W for the SOT-223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 800 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-223 package. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. A graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 17.

## MMFT2N02EL



**Figure 17. Thermal Resistance versus Drain Pad Area for the SOT-223 Package (Typical)**

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass

or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the SOT-223 package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

## TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MMFT3055V

## Power MOSFET 1 Amp, 60 Volts N-Channel SOT-223

These Power MOSFETs are designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	1.7	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	1.4	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	6.0	Apk
Total PD @ $T_A = 25^\circ\text{C}$ mounted on 1" sq. Drain pad on FR-4 bd material	$P_D$	2.1	Watts
Total PD @ $T_A = 25^\circ\text{C}$ mounted on 0.70" sq. Drain pad on FR-4 bd material		1.7	
Total PD @ $T_A = 25^\circ\text{C}$ mounted on min. Drain pad on FR-4 bd material		0.94	
Derate above $25^\circ\text{C}$		6.3	mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 3.4\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	EAS	58	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction to Ambient on 1" sq. Drain pad on FR-4 bd material	$R_{\theta JA}$	70	
– Junction to Ambient on 0.70" sq. Drain pad on FR-4 bd material	$R_{\theta JA}$	88	
– Junction to Ambient on min. Drain pad on FR-4 bd material	$R_{\theta JA}$	159	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™


<http://onsemi.com>

**1 AMPERE  
60 VOLTS**


**$R_{DS(on)} = 130\text{ m}\Omega$**



### MARKING DIAGRAM




**TO-261AA  
CASE 318E  
STYLE 3**



L = Location Code  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMFT3055VT1	SOT-223	1000 Tape & Reel
MMFT3055VT3	SOT-223	4000 Tape & Reel

# MMFT3055V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (C <sub>pk</sub> ≥ 2.0) (Note 3.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 63	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (C <sub>pk</sub> ≥ 2.0) (Note 3.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.8 5.6	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (C <sub>pk</sub> ≥ 2.0) (Note 3.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 0.85 Adc)	R <sub>DS(on)</sub>	–	0.115	0.13	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.7 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 0.85 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	– –	0.27 0.25	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 1.7 Adc)	g <sub>FS</sub>	1.0	2.7	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	360	500	pF
Output Capacitance		C <sub>oss</sub>	–	110	150	
Transfer Capacitance		C <sub>rss</sub>	–	25	50	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 1.7 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	8.0	20	ns
Rise Time		t <sub>r</sub>	–	9.0	20	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	32	60	
Fall Time		t <sub>f</sub>	–	18	40	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 1.7 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	13	20	nC
		Q <sub>1</sub>	–	2.0	–	
		Q <sub>2</sub>	–	5.0	–	
		Q <sub>3</sub>	–	4.0	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 1.)	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	0.85 0.7	1.6 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	40	–	ns
		t <sub>a</sub>	–	34	–	
		t <sub>b</sub>	–	6.0	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.089	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MMFT3055V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation



## MMFT3055V




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MMFT3055V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-223 POWER DISSIPATION**

The power dissipation of the SOT-223 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-223 package,  $P_D$  can be calculated as follows:


$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 943 milliwatts.

$$P_D = \frac{175^\circ\text{C} - 25^\circ\text{C}}{159^\circ\text{C/W}} = 943 \text{ milliwatts}$$

The 159°C/W for the SOT-223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 943 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-223 package. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. A graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 17.

## MMFT3055V



**Figure 15. Thermal Resistance versus Drain Pad Area for the SOT-223 Package (Typical)**

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass

or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the SOT-223 package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be  $100^{\circ}\text{C}$  or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of  $10^{\circ}\text{C}$ .

- The soldering temperature and time shall not exceed  $260^{\circ}\text{C}$  for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be  $5^{\circ}\text{C}$  or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

## TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMFT3055VL

## Power MOSFET 1 Amp, 60 Volts N-Channel SOT-223

These Power MOSFETs are designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	1.5	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	1.2	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	5.0	Apk
Total PD @ $T_A = 25^\circ\text{C}$ mounted on 1" sq. Drain pad on FR-4 bd material	$P_D$	2.1	Watts
Total PD @ $T_A = 25^\circ\text{C}$ mounted on 0.70" sq. Drain pad on FR-4 bd material		1.7	
Total PD @ $T_A = 25^\circ\text{C}$ mounted on min. Drain pad on FR-4 bd material		0.94	
Derate above $25^\circ\text{C}$		6.3	mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 3.4\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	EAS	58	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction to Ambient on 1" sq. Drain pad on FR-4 bd material	$R_{\theta JA}$	70	
– Junction to Ambient on 0.70" sq. Drain pad on FR-4 bd material	$R_{\theta JA}$	88	
– Junction to Ambient on min. Drain pad on FR-4 bd material	$R_{\theta JA}$	159	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**1 AMPERE  
60 VOLTS  
 $R_{DS(on)} = 140\text{ m}\Omega$**



### MARKING DIAGRAM




**TO-261AA  
CASE 318E  
STYLE 3**



L = Location Code  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMFT3055VLT1	SOT-223	1000 Tape & Reel
MMFT3055VLT3	SOT-223	4000 Tape & Reel

# MMFT3055VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 65	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 3.7	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 0.75 Adc)	R <sub>DS(on)</sub>	–	0.125	0.14	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 1.5 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 0.75 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	– –	0.25 0.24	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 1.5 Adc)	g <sub>FS</sub>	1.0	3.5	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	350	490	pF
Output Capacitance		C <sub>oss</sub>	–	110	150	
Transfer Capacitance		C <sub>rss</sub>	–	29	60	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 1.5 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	9.5	20	ns
Rise Time		t <sub>r</sub>	–	18	40	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	35	70	
Fall Time		t <sub>f</sub>	–	22	40	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 1.5 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	9.0	10	nC
		Q <sub>1</sub>	–	1.0	–	
		Q <sub>2</sub>	–	4.0	–	
		Q <sub>3</sub>	–	3.5	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 1.)	(I <sub>S</sub> = 1.5 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 1.5 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	0.82 0.68	1.2 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 1.5 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	41	–	ns
		t <sub>a</sub>	–	29	–	
		t <sub>b</sub>	–	12	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.066	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMFT3055VL




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed  $10 \mu\text{s}$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(\text{MAX})} - T_C) / (R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MMFT3055VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-223 POWER DISSIPATION**

The power dissipation of the SOT-223 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-223 package,  $P_D$  can be calculated as follows:


$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 943 milliwatts.

$$P_D = \frac{175^\circ\text{C} - 25^\circ\text{C}}{159^\circ\text{C/W}} = 943 \text{ milliwatts}$$

The 159°C/W for the SOT-223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 943 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-223 package. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. A graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 17.

## MMFT3055VL



**Figure 15. Thermal Resistance versus Drain Pad Area for the SOT-223 Package (Typical)**

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass

or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the SOT-223 package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be  $100^{\circ}\text{C}$  or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of  $10^{\circ}\text{C}$ .

- The soldering temperature and time shall not exceed  $260^{\circ}\text{C}$  for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be  $5^{\circ}\text{C}$  or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMFT5P03HD

Preferred Device

## Power MOSFET 5 Amps, 30 Volts P-Channel SOT-223

This miniature surface mount MOSFET features ultra low  $R_{DS(on)}$  and true logic level performance. It is capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MMFT5P03HD devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.



- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SOT-223 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified



ON Semiconductor™


<http://onsemi.com>

**5 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 100 \text{ m}\Omega$**




TO-261AA  
CASE 318E  
STYLE 3

### MARKING DIAGRAM



L = Location Code  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMFT5P03HDT3	SOT-223	4000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMFT5P03HD

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Negative sign for P-Channel devices omitted for clarity

Rating		Symbol	Max	Unit
Drain-to-Source Voltage		V <sub>DSS</sub>	30	V
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)		V <sub>DGR</sub>	30	V
Gate-to-Source Voltage – Continuous		V <sub>GS</sub>	± 20	V
1" SQ. FR-4 or G-10 PCB  10 seconds	Thermal Resistance – Junction to Ambient	R <sub>THJA</sub>	40	°C/W
	Total Power Dissipation @ T <sub>A</sub> = 25°C	P <sub>D</sub>	3.13	Watts
	Linear Derating Factor		25	mW/°C
	Drain Current – Continuous @ T <sub>A</sub> = 25°C	I <sub>D</sub>	5.2	A
	Continuous @ T <sub>A</sub> = 70°C	I <sub>D</sub>	4.1	A
	Pulsed Drain Current (Note 1.)	I <sub>DM</sub>	26	A
Minimum FR-4 or G-10 PCB  10 seconds	Thermal Resistance – Junction to Ambient	R <sub>THJA</sub>	80	°C/W
	Total Power Dissipation @ T <sub>A</sub> = 25°C	P <sub>D</sub>	1.56	Watts
	Linear Derating Factor		12.5	mW/°C
	Drain Current – Continuous @ T <sub>A</sub> = 25°C	I <sub>D</sub>	3.7	A
	Continuous @ T <sub>A</sub> = 70°C	I <sub>D</sub>	2.9	A
	Pulsed Drain Current (Note 1.)	I <sub>DM</sub>	19	A
Operating and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	– 55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 30 Vdc, V <sub>GS</sub> = 10 Vdc, Peak I <sub>L</sub> = 12 Apk, L = 3.5 mH, R <sub>G</sub> = 25 Ω)		E <sub>AS</sub>	250	mJ

1. Repetitive rating; pulse width limited by maximum junction temperature.



# MMFT5P03HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (Cpk ≥ 2.0) (Notes 2. & 4.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 28	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS(1)

Gate Threshold Voltage (Cpk ≥ 2.0) (Notes 2. & 4.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.75 3.5	3.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (Cpk ≥ 2.0) (Notes 2. & 4.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 5.2 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 2.6 Adc)	R <sub>DS(on)</sub>	– –	79 119	100 150	mΩ
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 2.0 Adc) (Note 2.)	g <sub>FS</sub>	2.0	4.0	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	475	950	pF
Output Capacitance		C <sub>oss</sub>	–	220	440	
Transfer Capacitance		C <sub>rss</sub>	–	70	140	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 2.)	t <sub>d(on)</sub>	–	12	24	ns
Rise Time		t <sub>r</sub>	–	24	48	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	47	94	
Fall Time		t <sub>f</sub>	–	46	92	
Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 2.)	t <sub>d(on)</sub>	–	19	38	ns
Rise Time		t <sub>r</sub>	–	55	110	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	30	60	
Fall Time		t <sub>f</sub>	–	40	80	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 10 Vdc) (Note 2.)	Q <sub>T</sub>	–	17	24	nC
		Q <sub>1</sub>	–	1.7	–	
		Q <sub>2</sub>	–	6.3	–	
		Q <sub>3</sub>	–	4.6	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 4.0 Adc, V <sub>GS</sub> = 0 Vdc) (Note 2.) (I <sub>S</sub> = 4.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.1 0.89	1.5 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 4.0 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 2.)	t <sub>rr</sub>	–	39	–	ns
		t <sub>a</sub>	–	20	–	
		t <sub>b</sub>	–	19	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.042	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

4. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MMFT5P03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-To-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMFT5P03HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MMFT5P03HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMFT5P03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-223 POWER DISSIPATION**

The power dissipation of the SOT-223 is a function of the drain pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-223 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 3.13 watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{40^\circ\text{C/W}} = 3.13 \text{ watts}$$

The 40°C/W for the SOT-223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 3.13 watts. There are other alternatives to achieving higher power dissipation from the SOT-223 package. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology.

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile



# MMFT960T1

Preferred Device

## Power MOSFET 300 mA, 60 Volts N-Channel SOT-223

This Power MOSFET is designed for high speed, low loss power switching applications such as switching regulators, dc-dc converters, solenoid and relay drivers. The device is housed in the SOT-223 package which is designed for medium power surface mount applications.

- Silicon Gate for Fast Switching Speeds
- Low Drive Requirement
- The SOT-223 Package can be soldered using wave or reflow. The formed leads absorb thermal stress during soldering eliminating the possibility of damage to the die.

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	60	Volts
Gate-to-Source Voltage – Non-Repetitive	$V_{GS}$	$\pm 30$	Volts
Drain Current	$I_D$	300	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.) Derate above $25^\circ\text{C}$	$P_D$	0.8 6.4	Watts mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to 150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	156	$^\circ\text{C}/\text{W}$
Maximum Temperature for Soldering Purposes Time in Solder Bath	$T_L$	260 10	$^\circ\text{C}$ Sec


1. Device mounted on a FR-4 glass epoxy printed circuit board using minimum recommended footprint.




ON Semiconductor™

<http://onsemi.com>


**300 mA**  
**60 VOLTS**  
 **$R_{DS(on)} = 1.7 \Omega$**



### MARKING DIAGRAM




TO-261AA  
CASE 318E  
STYLE 3



FT960 = Device Code  
L = Location Code  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMFT960T1	SOT-223	1000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMFT960T1

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 10 μA)	V <sub>(BR)DSS</sub>	60	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0)	I <sub>DSS</sub>	–	–	10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = 15 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	50	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA)	V <sub>GS(th)</sub>	1.0	–	3.5	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.0 A)	R <sub>DS(on)</sub>	–	–	1.7	Ohms
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.5 A) (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.0 A)	V <sub>DS(on)</sub>	– –	– –	0.8 1.7	Vdc
Forward Transconductance (V <sub>DS</sub> = 25 V, I <sub>D</sub> = 0.5 A)	g <sub>fs</sub>	–	600	–	mmhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	65	–	pF
Output Capacitance		C <sub>oss</sub>	–	33	–	
Transfer Capacitance		C <sub>rss</sub>	–	7.0	–	
Total Gate Charge	(V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.0 A, V <sub>DS</sub> = 48 V)	Q <sub>g</sub>	–	3.2	–	nC
Gate-Source Charge		Q <sub>gs</sub>	–	1.2	–	
Gate-Drain Charge		Q <sub>gd</sub>	–	2.0	–	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics

## TYPICAL ELECTRICAL CHARACTERISTICS

# MMFT960T1




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance Variation with Temperature




Figure 5. Source-Drain Diode Forward Voltage




Figure 6. Capacitance Variation




Figure 7. Gate Charge versus Gate-to-Source Voltage





Figure 8. Transconductance

**INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**SOT-223 POWER DISSIPATION**

The power dissipation of the SOT-223 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT-223 package,  $P_D$  can be calculated as follows:


$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 0.8 watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{156^\circ\text{C/W}} = 0.8 \text{ watts}$$

The 156°C/W for the SOT-223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 0.8 watts. There are other alternatives to achieving higher power dissipation from the SOT-223 package. One is to increase the area of the collector pad. By increasing the area of the collector pad, the power dissipation can be increased. Although the power dissipation can almost be doubled with this method, area is taken up on the printed circuit board which can defeat the purpose of using surface mount technology. A graph of  $R_{\theta JA}$  versus collector pad area is shown in Figure 9.

## MMFT960T1



**Figure 9. Thermal Resistance versus Collector Pad Area for the SOT-223 Package (Typical)**

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass

or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the SOT-223 package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 10 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 10. Typical Solder Heating Profile

# MMSF10N02Z

Preferred Device

## Power MOSFET 10 Amps, 20 Volts N-Channel SO-8

EZFETs™ are an advanced series of Power MOSFETs which contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important.

- Zener Protected Gates Provide Electrostatic Discharge Protection
- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 12$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ – Continuous @ $T_A = 70^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$	10	Adc
	$I_D$	7.0	
	$I_{DM}$	80	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.5	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Thermal Resistance – Junction to Ambient	$R_{\theta JA}$	50	$^\circ\text{C/W}$
Maximum Temperature for Soldering	$T_L$	260	$^\circ\text{C}$



1. When mounted on 1" square FR-4 or G-10 board ( $V_{GS} = 4.5\text{ V}$ , @ 10 Seconds)



ON Semiconductor™


<http://onsemi.com>

**10 AMPERES  
20 VOLTS  
 $R_{DS(on)} = 15\text{ m}\Omega$**




SO-8  
CASE 751  
STYLE 12

### MARKING DIAGRAM



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMSF10N02ZR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMSF10N02Z

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	(Cpk ≥ 2.0) (Note 4.) V <sub>(BR)DSS</sub>	20 –	– 17	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	0.6	1.5	μAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Threshold Temperature Coefficient (Negative)	(Cpk ≥ 2.0) (Note 4.) V <sub>GS(th)</sub>	0.5 –	0.72 2.86	1.1 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 5.0 Adc)	(Cpk ≥ 2.0) (Note 4.) R <sub>DS(on)</sub>	– –	13 16	15 19	mΩ
Forward Transconductance (V <sub>DS</sub> = 9.0 Vdc, I <sub>D</sub> = 5.0 Adc)	g <sub>FS</sub>	11	14	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1150	1225	pF
Output Capacitance		C <sub>oss</sub>	–	775	810	
Transfer Capacitance		C <sub>rss</sub>	–	375	480	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 4.0 Vdc, R <sub>G</sub> = 10 Ω)	t <sub>d(on)</sub>	–	65	75	ns
Rise Time		t <sub>r</sub>	–	360	440	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	325	640	
Fall Time		t <sub>f</sub>	–	575	860	
Gate Charge	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 10 Adc, V <sub>GS</sub> = 4.0 Vdc)	Q <sub>T</sub>	–	26	32	nC
		Q <sub>1</sub>	–	2.5	–	
		Q <sub>2</sub>	–	13	–	
		Q <sub>3</sub>	–	9.0	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.83 0.68	1.2 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	765	–	ns
		t <sub>a</sub>	–	240	–	
		t <sub>b</sub>	–	530	–	
Reverse Recovery Storage Charge		Q <sub>RR</sub>	–	8.7	–	μC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.
- Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$



# MMSF10N02Z

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MMSF10N02Z




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed  $10 \mu\text{s}$ . In addition

the total power averaged over a complete switching cycle must not exceed  $(T_{J(\text{MAX})} - T_C)/(R_{\theta\text{JC}})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area

# MMSF10N02Z

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.5 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2.5 \text{ Watts}$$

The 50°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile

# MMSF10N03Z

Preferred Device

## Advance Information

### Power MOSFET 10 Amps, 30 Volts N-Channel SO-8

EZFETs™ are an advanced series of Power MOSFETs contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.



- Zener Protected Gates Provide Electrostatic Discharge Protection
- Designed to Withstand 200 V Machine Model and 2000 V Human Body Model
- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided



ON Semiconductor™


<http://onsemi.com>

**10 AMPERES  
30 VOLTS  
 $R_{DS(on)} = 13 \text{ m}\Omega$**




SO-8  
CASE 751  
STYLE 12

#### MARKING DIAGRAM



L = Location Code  
Y = Year  
WW = Work Week

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
MMSF10N03ZR2	SO-8	2500 Tape & Reel

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are recommended choices for future use and best overall value.



# MMSF10N03Z

## MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Max	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$ (Note 1.) – Continuous @ $T_A = 70^\circ\text{C}$ (Note 1.) – Pulsed Drain Current (Note 3.)	$I_D$ $I_D$ $I_{DM}$	10 7.7 50	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.) Linear Derating Factor @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.5 20	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.) Linear Derating Factor @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	1.6 12	Watts mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	– 55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 30\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 10\text{ Apk}$ , $L = 20\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	1000	mJ

## THERMAL RESISTANCE

Parameter	Symbol	Typ	Max	Unit
Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	–	50	$^\circ\text{C}/\text{W}$
Junction-to-Ambient (Note 2.)		–	80	

1. When mounted on 1" square FR4 or G-10 board ( $V_{GS} = 10\text{ V}$ , @ 10 seconds).
2. When mounted on minimum recommended FR4 or G-10 board ( $V_{GS} = 10\text{ V}$ , @ Steady State).
3. Repetitive rating; pulse width limited by maximum junction temperature.

# MMSF10N03Z

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 65	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	3.0	μAdc

### ON CHARACTERISTICS(1)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.2 3.5	1.7 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.0 Adc)	R <sub>DS(on)</sub>	– –	10 13	13 18	mΩ
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 5.0 Adc) (Note 4.)	g <sub>FS</sub>	7.0	13	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	720	1010	pF
Output Capacitance		C <sub>oss</sub>	–	570	800	
Transfer Capacitance		C <sub>rss</sub>	–	78	110	

### SWITCHING CHARACTERISTICS (Note 5.)

Turn-On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 4.)	t <sub>d(on)</sub>	–	35	70	ns
Rise Time		t <sub>r</sub>	–	105	210	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	970	1940	
Fall Time		t <sub>f</sub>	–	550	1100	
Gate Charge See Figure 8	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc) (Note 4.)	Q <sub>T</sub>	–	46	64	nC
		Q <sub>1</sub>	–	3.8	–	
		Q <sub>2</sub>	–	11	–	
		Q <sub>3</sub>	–	8.1	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc) (Note 4.) (I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.80 0.70	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 2.3 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 4.)	t <sub>rr</sub>	–	460	–	ns
		t <sub>a</sub>	–	180	–	
		t <sub>b</sub>	–	280	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	4.2	–	μC

4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperatures.

6. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MMSF10N03Z

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMSF10N03Z



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MMSF10N03Z




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10 μs. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMSF10N03Z

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SO-8 POWER DISSIPATION**

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 1.6 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{80^\circ\text{C/W}} = 1.6 \text{ Watts}$$

The 80°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.6 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMSF1308

Preferred Device

## Power MOSFET 7 Amps, 30 Volts N-Channel SO-8

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- High Speed Switching Provides High Efficiency for DC/DC Converter
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Exhibits High Speed, With Soft Recovery

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Max	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Continuous Drain Current @ $T_A = 25^\circ\text{C}$ (Note 1.)	$I_D$	7.0	Adc
Pulsed Drain Current (Note 2.)	$I_{DM}$	50	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.5	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

### THERMAL RESISTANCE

Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
-------------------------------	-----------------	----	--------------------



1. When mounted on 1" square FR-4 or G-10 board  
( $V_{GS} = 10\text{ V}$ , @ 10 Seconds)
2. Repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor™

<http://onsemi.com>

**7 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 30\text{ m}\Omega$**



### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMSF1308R2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMSF1308

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 30	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 3.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.6 4.3	2.5 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 7.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 3.5 Adc)	R <sub>DS(on)</sub>	– –	22 30	30 39	mΩ
Forward Transconductance (V <sub>DS</sub> = 5.0 Vdc, I <sub>D</sub> = 1.0 Adc) (Note 3.)	g <sub>FS</sub>	–	4.5	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 V, f = 1.0 MHz)	C <sub>iss</sub>	–	690	970	pF
Output Capacitance		C <sub>oss</sub>	–	290	410	
Transfer Capacitance		C <sub>rss</sub>	–	90	130	

### SWITCHING CHARACTERISTICS (Note 4.)

Turn-On Delay Time	(V <sub>DD</sub> = 21 Vdc, I <sub>D</sub> = 7.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 3.)	t <sub>d(on)</sub>	–	7.5	15	ns
Rise Time		t <sub>r</sub>	–	24	48	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	30	60	
Fall Time		t <sub>f</sub>	–	46	92	
Gate Charge	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 7.0 Adc, V <sub>GS</sub> = 10 Vdc) (Note 3.)	Q <sub>T</sub>	–	20	30	nC
		Q <sub>1</sub>	–	2.5	–	
		Q <sub>2</sub>	–	6.0	–	
		Q <sub>3</sub>	–	8.0	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc) (Note 3.) (I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.85 0.71	1.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 3.)	t <sub>rr</sub>	–	35	–	ns
		t <sub>a</sub>	–	20	–	
		t <sub>b</sub>	–	15	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.03	–	μC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperatures.
- Reflects typical values. 
$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$
- Repetitive rating; pulse width limited by maximum junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 8) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 10. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 9. Diode Forward Voltage versus Current

# MMSF1308




Figure 10. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.





Figure 11. Maximum Rated Forward Biased Safe Operating Area

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.5 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2.5 \text{ Watts}$$

The 50°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 12. Typical Solder Heating Profile

# MMSF1310

Preferred Device

## Power MOSFET 10 Amps, 30 Volts N-Channel SO-8

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- High Speed Switching Provides High Efficiency for DC/DC Converter
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Exhibits High Speed, With Soft Recovery

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Max	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Continuous Drain Current @ $T_A = 25^\circ\text{C}$ (Note 1.)	$I_D$	10	Adc
Pulsed Drain Current (Note 2.)	$I_{DM}$	50	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.5	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

### THERMAL RESISTANCE

Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
-------------------------------	-----------------	----	--------------------



1. When mounted on 1" square FR-4 or G-10 board ( $V_{GS} = 10\text{ V}$ , @ 10 Seconds)
2. Repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor™

<http://onsemi.com>

**10 AMPERES  
30 VOLTS  
 $R_{DS(on)} = 15\text{ m}\Omega$**



### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMSF1310R2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMSF1310

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 27	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 3.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.3 4.4	2.5 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.0 Adc)	R <sub>DS(on)</sub>	– –	9.5 12.5	15 19	mΩ
Forward Transconductance (V <sub>DS</sub> = 5.0 Vdc, I <sub>D</sub> = 1.0 Adc) (Note 3.)	g <sub>FS</sub>	–	5.0	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 V, f = 1.0 MHz)	C <sub>iss</sub>	–	1440	2020	pF
Output Capacitance		C <sub>oss</sub>	–	680	960	
Transfer Capacitance		C <sub>rss</sub>	–	195	280	

### SWITCHING CHARACTERISTICS (Note 4.)

Turn-On Delay Time	(V <sub>DD</sub> = 24 Vdc, I <sub>D</sub> = 10 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 3.)	t <sub>d(on)</sub>	–	10	20	ns
Rise Time		t <sub>r</sub>	–	36	72	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	82	164	
Fall Time		t <sub>f</sub>	–	95	190	
Gate Charge	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 10 Adc, V <sub>GS</sub> = 10 Vdc) (Note 3.)	Q <sub>T</sub>	–	48	68	nC
		Q <sub>1</sub>	–	3.0	–	
		Q <sub>2</sub>	–	4.0	–	
		Q <sub>3</sub>	–	7.0	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc) (Note 3.) (I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.82 0.67	1.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs) (Note 3.)	t <sub>rr</sub>	–	52	–	ns
		t <sub>a</sub>	–	23	–	
		t <sub>b</sub>	–	30	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.05	–	μC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperatures.
- Reflects typical values. 
$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$
- Repetitive rating; pulse width limited by maximum junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 8) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.





Figure 7. Capacitance Variation

# MMSF1310



**Figure 8. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 10. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 9. Diode Forward Voltage versus Current**

# MMSF1310




Figure 10. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10 μs. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.





Figure 11. Maximum Rated Forward Biased Safe Operating Area

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.5 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2.5 \text{ Watts}$$

The 50°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 12. Typical Solder Heating Profile

# MMSF2P02E

Preferred Device

## Power MOSFET 2 Amps, 20 Volts P-Channel SO-8

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided
- $I_{DSS}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current			
– Continuous @ $T_A = 25^\circ\text{C}$ (Note 2.)	$I_D$	2.5	Adc
– Continuous @ $T_A = 100^\circ\text{C}$	$I_D$	1.7	
– Single Pulse ( $t_p \leq 10 \mu\text{s}$ )	$I_{DM}$	13	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.5	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20 \text{ Vdc}$ , $V_{GS} = 5.0 \text{ Vdc}$ , $I_L = 6.0 \text{ Apk}$ , $L = 12 \text{ mH}$ , $R_G = 25 \Omega$ )	$E_{AS}$	216	mJ
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. Negative sign for P-Channel device omitted for clarity.
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.



ON Semiconductor™


<http://onsemi.com>

**2 AMPERES**  
**20 VOLTS**  
 **$R_{DS(on)} = 250 \text{ m}\Omega$**



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMSF2P02ER2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMSF2P02E

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted) (Note 3.)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage ( $V_{GS} = 0\text{ Vdc}$ , $I_D = 250\ \mu\text{Adc}$ ) Temperature Coefficient (Positive)	$V_{(BR)DSS}$	20 –	– 24.7	– –	Vdc mV/°C
Zero Gate Voltage Drain Current ( $V_{DS} = 20\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ ) ( $V_{DS} = 20\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 125^\circ\text{C}$ )	$I_{DSS}$	– –	– –	1.0 10	$\mu\text{Adc}$
Gate-Body Leakage Current ( $V_{GS} = \pm 20\text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSS}$	–	–	100	nAdc

## ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = 250\ \mu\text{Adc}$ ) Threshold Temperature Coefficient (Negative)	$V_{GS(th)}$	1.0	2.0 4.7	3.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance ( $V_{GS} = 10\text{ Vdc}$ , $I_D = 2.0\text{ Adc}$ ) ( $V_{GS} = 4.5\text{ Vdc}$ , $I_D = 1.0\text{ Adc}$ )	$R_{DS(on)}$	– –	0.19 0.3	0.25 0.4	Ohm
Forward Transconductance ( $V_{DS} = 3.0\text{ Vdc}$ , $I_D = 1.0\text{ Adc}$ )	$g_{FS}$	1.0	2.8	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 16\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$C_{iss}$	–	340	475	pF
Output Capacitance		$C_{oss}$	–	220	300	
Transfer Capacitance		$C_{rss}$	–	75	150	

## SWITCHING CHARACTERISTICS (Note 5.)

Turn-On Delay Time	$(V_{DD} = 10\text{ Vdc}$ , $I_D = 2.0\text{ Adc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $R_G = 6.0\ \Omega$ )	$t_{d(on)}$	–	20	40	ns
Rise Time		$t_r$	–	40	80	
Turn-Off Delay Time		$t_{d(off)}$	–	53	106	
Fall Time		$t_f$	–	41	82	
Turn-On Delay Time	$(V_{DD} = 10\text{ Vdc}$ , $I_D = 2.0\text{ Adc}$ , $V_{GS} = 10\text{ Vdc}$ , $R_G = 6.0\ \Omega$ )	$t_{d(on)}$	–	13	26	ns
Rise Time		$t_r$	–	29	58	
Turn-Off Delay Time		$t_{d(off)}$	–	30	60	
Fall Time		$t_f$	–	28	56	
Gate Charge	$(V_{DS} = 16\text{ Vdc}$ , $I_D = 2.0\text{ Adc}$ , $V_{GS} = 10\text{ Vdc}$ )	$Q_T$	–	10	15	nC
		$Q_1$	–	1.1	–	
		$Q_2$	–	3.3	–	
		$Q_3$	–	2.5	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 4.)	$(I_S = 2.0\text{ Adc}$ , $V_{GS} = 0\text{ Vdc}$ )	$V_{SD}$	–	1.5	2.0	Vdc
Reverse Recovery Time	$(I_S = 2.0\text{ Adc}$ , $V_{GS} = 0\text{ Vdc}$ , $dI_S/dt = 100\text{ A}/\mu\text{s}$ )	$t_{rr}$	–	34	64	ns
		$t_a$	–	18	–	
		$t_b$	–	16	–	
Reverse Recovery Stored Charge		$Q_{RR}$	–	0.035	–	$\mu\text{C}$

- Negative sign for P-Channel device omitted for clarity.
- Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Switching characteristics are independent of operating junction temperature.

# MMSF2P02E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.




Figure 7. Capacitance Variation






Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge


# MMSF2P02E




**Figure 9. Resistive Switching Time Variation versus Gate Resistance**



**Figure 10. Diode Forward Voltage versus Current**




**Figure 11. Reverse Recovery Time ( $t_{rr}$ )**



**Figure 12. Maximum Rated Forward Biased Safe Operating Area**


# MMSF2P02E




**Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature**

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry

custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



**Figure 14. Thermal Response**




**Figure 15. Diode Reverse Recovery Waveform**

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.5 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2.5 \text{ Watts}$$

The 50°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 13 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMSF3300

## Advance Information Power MOSFET 11.5 Amps, 30 Volts N-Channel SO-8

These Power MOSFETs are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. WaveFET™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Characterized Over a Wide Range of Power Ratings
- Ultralow  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life in Portable Applications
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Miniature SO-8 Surface Mount Package – Saves Board Space

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise specified)


Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
Gate-to-Source Operating Voltage	$V_{GS}$	$\pm 16$	Vdc
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $L = 18.8\text{ mH}$ , $I_{L(pk)} = 7.3\text{ A}$ , $V_{DS} = 30\text{ Vdc}$ )	EAS	500	mJ




ON Semiconductor™

<http://onsemi.com>


**11.5 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 12.5\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8  
CASE 751  
STYLE 12



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMSF3300R2	SO-8	2500 Tape & Reel

This document contains information on a new product. Specifications and information herein are subject to change without notice.

# MMSF3300

## POWER RATINGS (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain Current – Continuous @ T <sub>A</sub> = 25°C – Continuous @ T <sub>A</sub> = 100°C – Single Pulse (tp ≤ 10 μs)	I <sub>D</sub>	11.5	Adc
	I <sub>D</sub>	8.2	Adc
	I <sub>DM</sub>	50	Adc
Total Power Dissipation @ T <sub>A</sub> = 25°C Linear Derating Factor	P <sub>D</sub>	2.5	Watts
		20	mW/°C
Thermal Resistance – Junction-to-Ambient	R <sub>θJA</sub>	50	°C/W
Continuous Source Current (Diode Conduction)	I <sub>S</sub>	3.0	Adc

Parameter	Symbol	Value	Unit
Drain Current – Continuous @ T <sub>A</sub> = 25°C – Continuous @ T <sub>A</sub> = 100°C – Single Pulse (tp ≤ 10 μs)	I <sub>D</sub>	9.1	Adc
	I <sub>D</sub>	6.5	Adc
	I <sub>DM</sub>	50	Adc
Total Power Dissipation @ T <sub>A</sub> = 25°C Linear Derating Factor	P <sub>D</sub>	1.6	Watts
		12.5	mW/°C
Thermal Resistance – Junction-to-Ambient	R <sub>θJA</sub>	80	°C/W
Continuous Source Current (Diode Conduction)	I <sub>S</sub>	2.0	Adc

Parameter	Symbol	Value	Unit
Drain Current – Continuous @ T <sub>A</sub> = 25°C – Continuous @ T <sub>A</sub> = 100°C – Single Pulse (tp ≤ 10 μs)	I <sub>D</sub>	9.1	Adc
	I <sub>D</sub>	6.5	Adc
	I <sub>DM</sub>	50	Adc
Total Power Dissipation @ T <sub>A</sub> = 25°C Linear Derating Factor	P <sub>D</sub>	1.6	Watts
		12.5	mW/°C
Thermal Resistance – Junction-to-Ambient	R <sub>θJA</sub>	80	°C/W
Continuous Source Current (Diode Conduction)	I <sub>S</sub>	2.0	Adc

Parameter	Symbol	Value	Unit
Drain Current – Continuous @ T <sub>A</sub> = 25°C – Continuous @ T <sub>A</sub> = 100°C – Single Pulse (tp ≤ 10 μs)	I <sub>D</sub>	6.7	Adc
	I <sub>D</sub>	4.7	Adc
	I <sub>DM</sub>	50	Adc
Total Power Dissipation @ T <sub>A</sub> = 25°C Linear Derating Factor	P <sub>D</sub>	0.8	Watts
		6.7	mW/°C
Thermal Resistance – Junction-to-Ambient	R <sub>θJA</sub>	150	°C/W
Continuous Source Current (Diode Conduction)	I <sub>S</sub>	1.0	Adc

# MMSF3300

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise specified)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30	–	–	Vdc
		–	24	–	mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	0.004	1.0	μAdc
		–	0.5	10	
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0	1.9	–	Vdc
		–	4.4	–	mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.0 Adc)	R <sub>DS(on)</sub>	–	10	12.5	mΩ
		–	16	20	
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	3.0	18	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iSS</sub>	–	1700	–	pF
Output Capacitance		C <sub>oSS</sub>	–	600	–	
Transfer Capacitance		C <sub>rSS</sub>	–	200	–	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	21	40	ns
Rise Time		t <sub>r</sub>	–	45	90	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	40	80	
Fall Time		t <sub>f</sub>	–	40	80	
Turn-On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	12	25	ns
Rise Time		t <sub>r</sub>	–	12	25	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	55	110	
Fall Time		t <sub>f</sub>	–	39	80	
Gate Charge	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	45	60	nC
		Q <sub>1</sub>	–	5.1	–	
		Q <sub>2</sub>	–	14	–	
		Q <sub>3</sub>	–	13	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 1.)	(I <sub>S</sub> = 2.3 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 2.3 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.78	1.1	Vdc
			–	0.60	–	
Reverse Recovery Time	(I <sub>S</sub> = 3.5 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	40	–	ns
		t <sub>a</sub>	–	21	–	
		t <sub>b</sub>	–	19	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.043	–	μC

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperatures.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 16. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high

di/dts. The diode's negative di/dt during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive di/dt during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MMSF3300




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10 μs. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response – Various Duty Cycles




Figure 15. Thermal Response – Various Mounting/Measurement Conditions




Figure 16. Diode Reverse Recovery Waveform





Figure 17. Single Pulse Power

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SO-8 POWER DISSIPATION**

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.5 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2.5 \text{ Watts}$$

The 50°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\*Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MMSF3P02HD

Preferred Device

## Power MOSFET 3 Amps, 20 Volts P-Channel SO-8

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 1.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	5.6	Adc
– Continuous @ $T_A = 100^\circ\text{C}$	$I_D$	3.6	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	30	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 2.)	$P_D$	2.5	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 9.0\text{ Apk}$ , $L = 14\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	567	mJ
Thermal Resistance – Junction to Ambient (Note 2.)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Negative sign for P-Channel device omitted for clarity.
2. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**3 AMPERES  
20 VOLTS  
 $R_{DS(on)} = 75\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8  
CASE 751  
STYLE 13



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMSF3P02HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMSF3P02HD

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted) (Note 3.)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-to-Source Breakdown Voltage ( $V_{GS} = 0\text{ Vdc}$ , $I_D = 250\ \mu\text{Adc}$ ) Temperature Coefficient (Positive)	$V_{(BR)DSS}$	20 –	– 24	– –	Vdc mV/°C
Zero Gate Voltage Drain Current ( $V_{DS} = 20\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ ) ( $V_{DS} = 20\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 125^\circ\text{C}$ )	$I_{DSS}$	– –	– –	1.0 10	$\mu\text{Adc}$
Gate-Body Leakage Current ( $V_{GS} = \pm 20\text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSS}$	–	–	100	nAdc

## ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = 250\ \mu\text{Adc}$ ) Temperature Coefficient (Negative)	$V_{GS(th)}$	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain-Source On-Resistance ( $V_{GS} = 10\text{ Vdc}$ , $I_D = 3.0\text{ Adc}$ ) ( $V_{GS} = 4.5\text{ Vdc}$ , $I_D = 1.5\text{ Adc}$ )	$R_{DS(on)}$	– –	0.06 0.08	0.075 0.095	Ohm
Forward Transconductance ( $V_{DS} = 3.0\text{ Vdc}$ , $I_D = 1.5\text{ Adc}$ )	$g_{FS}$	3.0	7.2	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	$(V_{DS} = 16\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $f = 1.0\text{ MHz}$ )	$C_{iss}$	–	1010	1400	pF
Output Capacitance		$C_{oss}$	–	740	920	
Transfer Capacitance		$C_{rss}$	–	260	490	

## SWITCHING CHARACTERISTICS (Note 5.)

Turn-On Delay Time	$(V_{DD} = 10\text{ Vdc}$ , $I_D = 3.0\text{ Adc}$ , $V_{GS} = 4.5\text{ Vdc}$ , $R_G = 6.0\ \Omega$ )	$t_{d(on)}$	–	25	50	ns
Rise Time		$t_r$	–	135	270	
Turn-Off Delay Time		$t_{d(off)}$	–	54	108	
Fall Time		$t_f$	–	84	168	
Turn-On Delay Time	$(V_{DD} = 10\text{ Vdc}$ , $I_D = 3.0\text{ Adc}$ , $V_{GS} = 10\text{ Vdc}$ , $R_G = 6.0\ \Omega$ )	$t_{d(on)}$	–	16	32	ns
Rise Time		$t_r$	–	40	80	
Turn-Off Delay Time		$t_{d(off)}$	–	110	220	
Fall Time		$t_f$	–	97	194	
Gate Charge See Figure 8	$(V_{DS} = 16\text{ Vdc}$ , $I_D = 3.0\text{ Adc}$ , $V_{GS} = 10\text{ Vdc}$ )	$Q_T$	–	33	46	nC
		$Q_1$	–	3.0	–	
		$Q_2$	–	11	–	
		$Q_3$	–	10	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 4.)	$(I_S = 3.0\text{ Adc}$ , $V_{GS} = 0\text{ Vdc}$ ) $(I_S = 3.0\text{ Adc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 125^\circ\text{C}$ )	$V_{SD}$	– –	1.35 0.96	1.75 –	Vdc
Reverse Recovery Time See Figure 15	$(I_S = 3.0\text{ Adc}$ , $V_{GS} = 0\text{ Vdc}$ , $dI_S/dt = 100\text{ A}/\mu\text{s}$ )	$t_{rr}$	–	76	–	ns
		$t_a$	–	32	–	
		$t_b$	–	44	–	
Reverse Recovery Stored Charge		$Q_{RR}$	–	0.133	–	$\mu\text{C}$

- Negative sign for P-Channel device omitted for clarity.
- Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- Switching characteristics are independent of operating junction temperature.

# MMSF3P02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMSF3P02HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**



# MMSF3P02HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(\text{MAX}) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMSF3P02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SO-8 POWER DISSIPATION**

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.5 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2.5 \text{ Watts}$$

The 50°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMSF5N02HD

Preferred Device

## Power MOSFET 5 Amps, 20 Volts N-Channel SO-8

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	20	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	20	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	8.2	Adc
	$I_D$	5.6	
	$I_{DM}$	41	Apk
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.5	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 20\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 15\text{ Apk}$ , $L = 6.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	675	mJ
Thermal Resistance – Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**5 AMPERES  
20 VOLTS  
 $R_{DS(on)} = 25\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8  
CASE 751  
STYLE 13



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMSF5N02HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMSF5N02HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– 41	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	0.02 –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 2.5 Adc)	R <sub>DS(on)</sub>	– –	0.0185 0.0219	0.025 0.040	Ohm
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 2.5 Adc)	g <sub>FS</sub>	3.0	12	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1130	1582	pF
Output Capacitance		C <sub>oss</sub>	–	464	650	
Transfer Capacitance		C <sub>rss</sub>	–	117	235	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	15	30	ns
Rise Time		t <sub>r</sub>	–	93	185	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	35	70	
Fall Time		t <sub>f</sub>	–	40	80	
Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	9.0	–	ns
Rise Time		t <sub>r</sub>	–	53	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	56	–	
Fall Time		t <sub>f</sub>	–	39	–	
Gate Charge See Figure 8	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	30.3	43	nC
		Q <sub>1</sub>	–	3.0	–	
		Q <sub>2</sub>	–	7.5	–	
		Q <sub>3</sub>	–	6.0	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 5.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 5.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.82 0.69	1.0 –	Vdc
Reverse Recovery Time See Figure 15	(I <sub>S</sub> = 5.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	32	–	ns
		t <sub>a</sub>	–	24	–	
		t <sub>b</sub>	–	8.0	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.045	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

# MMSF5N02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation



# MMSF5N02HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MMSF5N02HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMSF5N02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.5 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2.5 \text{ Watts}$$

The 50°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMSF5N03HD

Preferred Device

## Power MOSFET 5 Amps, 30 Volts N-Channel SO-8

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	6.5	Adc
	$I_D$	4.4	
	$I_{DM}$	33	Apk
– Continuous @ $T_A = 100^\circ\text{C}$			
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.5	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 30\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 15\text{ Apk}$ , $L = 4.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	450	mJ
Thermal Resistance – Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**5 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 40\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8  
CASE 751  
STYLE 13



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMSF5N03HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMSF5N03HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 34	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	2.0 5.0	3.0 –	Vdc mV/°C
Static Drain-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 2.5 Adc)	R <sub>DS(on)</sub>	– –	0.033 0.04	0.040 0.050	Ohms
Forward Transconductance (V <sub>DS</sub> = 3 Vdc, I <sub>D</sub> = 2.5 Adc)	g <sub>FS</sub>	3.0	8.0	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1207	1680	pF
Output Capacitance		C <sub>oss</sub>	–	354	490	
Transfer Capacitance		C <sub>rss</sub>	–	62	120	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	20	40	ns
Rise Time		t <sub>r</sub>	–	108	216	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	36	72	
Fall Time		t <sub>f</sub>	–	37	74	
Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	11	22	ns
Rise Time		t <sub>r</sub>	–	36	72	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	68	136	
Fall Time		t <sub>f</sub>	–	38	76	
Gate Charge See Figure 8	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	15.2	21	nC
		Q <sub>1</sub>	–	3.4	–	
		Q <sub>2</sub>	–	6.6	–	
		Q <sub>3</sub>	–	5.6	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 5 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 5 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.88 0.77	1.3 –	Vdc
Reverse Recovery Time See Figure 15	(I <sub>S</sub> = 5.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	33	–	ns
		t <sub>a</sub>	–	21	–	
		t <sub>b</sub>	–	12	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.037	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

# MMSF5N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMSF5N03HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MMSF5N03HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMSF5N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**SO-8 POWER DISSIPATION**

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.5 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2.5 \text{ Watts}$$

The 50°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMSF7N03HD

Preferred Device

## Power MOSFET 7 Amps, 30 Volts N-Channel SO-8

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. MiniMOS™ devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for SO-8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	8.2	Adc
	$I_D$	5.6	
	$I_{DM}$	50	Apk
– Continuous @ $T_A = 100^\circ\text{C}$			
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	2.5	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 30\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 15\text{ Apk}$ , $L = 4.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	450	mJ
Thermal Resistance – Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.




ON Semiconductor™

<http://onsemi.com>


**7 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 28\text{ m}\Omega$**



### MARKING DIAGRAM




SO-8  
CASE 751  
STYLE 13



L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMSF7N03HDR2	SO-8	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MMSF7N03HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 41	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	0.02 –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 7.0 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 3.5 Adc)	R <sub>DS(on)</sub>	– –	0.023 0.029	0.028 0.040	Ohms
Forward Transconductance (V <sub>DS</sub> = 3 Vdc, I <sub>D</sub> = 2.5 Adc)	g <sub>FS</sub>	3.0	12	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	931	1190	pF
Output Capacitance		C <sub>oss</sub>	–	371	490	
Transfer Capacitance		C <sub>rss</sub>	–	89	120	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	15	30	ns
Rise Time		t <sub>r</sub>	–	93	185	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	35	70	
Fall Time		t <sub>f</sub>	–	40	80	
Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	9.0	–	ns
Rise Time		t <sub>r</sub>	–	53	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	56	–	
Fall Time		t <sub>f</sub>	–	39	–	
Gate Charge See Figure 8	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	30	43	nC
		Q <sub>1</sub>	–	3.0	–	
		Q <sub>2</sub>	–	7.5	–	
		Q <sub>3</sub>	–	6.0	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.82 0.69	1.0 –	Vdc
Reverse Recovery Time See Figure 15	(I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	32	–	ns
		t <sub>a</sub>	–	24	–	
		t <sub>b</sub>	–	8.0	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.045	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.



# MMSF7N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MMSF7N03HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MMSF7N03HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(MAX) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MMSF7N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.5 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2.5 \text{ Watts}$$

The 50°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MMSF7N03Z

## Power MOSFET 7 Amps, 30 Volts N-Channel SO-8

EZFETs™ are an advanced series of Power MOSFETs which contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. EZFET devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.



- Zener Protected Gates Provide Electrostatic Discharge Protection
- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Designed to withstand 200V Machine Model and 2000V Human Body Model
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package – Saves Board Space
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for SO-8 Package Provided



**ON Semiconductor™**


<http://onsemi.com>

**7 AMPERES  
30 VOLTS  
 $R_{DS(on)} = 30 \text{ m}\Omega$**




**SO-8  
CASE 751  
STYLE 12**

### MARKING DIAGRAM



7N03Z = Device Code  
L = Location Code  
Y = Year  
WW = Work Week

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MMSF7N03ZR2	SO-8	2500 Tape & Reel



# MMSF7N03Z

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	30	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	30	Vdc
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	± 15	Vdc
Drain Current – Continuous @ T <sub>A</sub> = 25°C (Note 1.) – Continuous @ T <sub>A</sub> = 70°C (Note 1.) – Pulsed Drain Current (Note 3.)	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	7.5 5.6 60	Adc Adc Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1.) Linear Derating Factor (Note 1.)	P <sub>D</sub>	2.5 20	Watts mW/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 2.) Linear Derating Factor (Note 2.)	P <sub>D</sub>	1.6 12	Watts mW/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 30 Vdc, V <sub>GS</sub> = 5.0 Vdc, Peak I <sub>L</sub> = 15 Apk, L = 4.0 mH, R <sub>G</sub> = 25 Ω)	E <sub>AS</sub>	450	mJ
Thermal Resistance – Junction to Ambient (Note 1.) – Junction to Ambient (Note 2.)	R <sub>θJA</sub>	50 80	°C/W

1. When mounted on 1" square FR-4 or G-10 board (V<sub>GS</sub> = 10 V, @ 10 Seconds)
2. When mounted on 1" square FR-4 or G-10 board (V<sub>GS</sub> = 10 V, @ Steady State)
3. Repetitive rating; pulse width limited by maximum junction temperature.

# MMSF7N03Z

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 4. & 6.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 35	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	0.03 0.15	2.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	1.3	5.0	μAdc

## ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 4. & 6.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	2.0 5.5	3.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (C <sub>pk</sub> ≥ 2.0) (Notes 4. & 6.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 7.5 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 3.8 Adc)	R <sub>DS(on)</sub>	– –	22 30	30 40	mΩ
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 3.8 Adc) (Note 4.)	g <sub>FS</sub>	4.0	9.5	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	750	1500	pF
Output Capacitance		C <sub>oss</sub>	–	340	680	
Transfer Capacitance		C <sub>rss</sub>	–	45	90	

## SWITCHING CHARACTERISTICS (Note 5.)

Turn-On Delay Time	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6 Ω) (Note 4.)	t <sub>d(on)</sub>	–	40	80	ns
Rise Time		t <sub>r</sub>	–	90	180	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	470	940	
Fall Time		t <sub>f</sub>	–	170	340	
Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6 Ω) (Note 4.)	t <sub>d(on)</sub>	–	120	240	ns
Rise Time		t <sub>r</sub>	–	350	700	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	430	860	
Fall Time		t <sub>f</sub>	–	140	280	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 5.0 Adc, V <sub>GS</sub> = 10 Vdc) (Note 4.)	Q <sub>T</sub>	–	34	48	nC
		Q <sub>1</sub>	–	3.5	–	
		Q <sub>2</sub>	–	9.5	–	
		Q <sub>3</sub>	–	6.5	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 4.)	(I <sub>S</sub> = 7.5 Adc, V <sub>GS</sub> = 0 Vdc) (Note 4.) (I <sub>S</sub> = 7.5 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.83 0.67	1.6 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 7.5 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 4.)	t <sub>rr</sub>	–	110	–	ns
		t <sub>a</sub>	–	22	–	
		t <sub>b</sub>	–	90	–	
Reverse Recovery Storage Charge		Q <sub>R</sub>	–	0.17	–	μC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperatures.
- Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MMSF7N03Z

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

## MMSF7N03Z



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.

## MMSF7N03Z




Figure 10. Diode Forward Voltage versus Current




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”


Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For


reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MMSF7N03Z




**Figure 12. Maximum Rated Forward Biased Safe Operating Area**




**Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature**

## TYPICAL ELECTRICAL CHARACTERISTICS



**Figure 14. Thermal Response**




**Figure 15. Diode Reverse Recovery Waveform**

## INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE

### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



### SO-8 POWER DISSIPATION

The power dissipation of the SO-8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SO-8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 2.5 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{50^\circ\text{C/W}} = 2.5 \text{ Watts}$$

The 50°C/W for the SO-8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.



TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MPF930, MPF960, MPF990

Preferred Device

## Small Signal MOSFET 2 Amps, 35, 60, 90 Volts N-Channel TO-92



ON Semiconductor



<http://onsemi.com>

### MAXIMUM RATINGS

Rating	Symbol	MPF930	MPF960	MPF990	Unit
Drain-Source Voltage	V <sub>DS</sub>	35	60	90	Vdc
Drain-Gate Voltage	V <sub>DG</sub>	35	60	90	Vdc
Gate-Source Voltage - Continuous - Non-repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40			Vdc Vpk
Drain Current Continuous (Note 1.) Pulsed (Note 2.)	I <sub>D</sub> I <sub>DM</sub>	2.0 3.0			Adc
Total Device Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	1.0 8.0			Watts mW/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150			°C
Thermal Resistance	θ <sub>JA</sub>	125			°C/W


1. The Power Dissipation of the package may result in a lower continuous drain current.
2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

**2 AMPERES**  
**35, 60, 90 VOLTS**  
**R<sub>DS(on)</sub> = 0.7 Ω (MPF930)**  
**R<sub>DS(on)</sub> = 0.8 Ω (MPF960)**  
**R<sub>DS(on)</sub> = 1.2 Ω (MPF990)**



TO-92  
CASE 29  
Style 22

### MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year  
WW = Work Week

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 763 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

# MPF930, MPF960, MPF990

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 10 μAdc)	MPF930 MPF960 MPF990	V <sub>(BR)DSX</sub>	35 60 90	– – –	– – –	Vdc
Gate Reverse Current (V <sub>GS</sub> = 15 Vdc, V <sub>DS</sub> = 0)		I <sub>GSS</sub>	–	–	50	nAdc

### ON CHARACTERISTICS (Note 3.)

Zero–Gate–Voltage Drain Current (V <sub>DS</sub> = Maximum Rating, V <sub>GS</sub> = 0)		I <sub>DSS</sub>	–	–	10	μAdc
Gate Threshold Voltage (I <sub>D</sub> = 1.0 mAdc, V <sub>DS</sub> = V <sub>GS</sub> )		V <sub>GS(Th)</sub>	1.0	–	3.5	Vdc
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 0.5 Adc)	MPF930 MPF960 MPF990	V <sub>DS(on)</sub>	– – –	0.4 0.6 0.6	0.7 0.8 1.2	Vdc
(I <sub>D</sub> = 1.0 Adc)	MPF930 MPF960 MPF990		– – –	0.9 1.2 1.2	1.4 1.7 2.4	
(I <sub>D</sub> = 2.0 Adc)	MPF930 MPF960 MPF990		– – –	2.2 2.8 2.8	3.0 3.5 4.8	
Static Drain–Source On Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.0 Adc)	MPF930 MPF960 MPF990	r <sub>DS(on)</sub>	– – –	0.9 1.2 1.2	1.4 1.7 2.0	Ω
On–State Drain Current (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 10 Vdc)		I <sub>D(on)</sub>	1.0	2.0	–	Amps

### SMALL–SIGNAL CHARACTERISTICS

Input Capacitance (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)		C <sub>iss</sub>	–	70	–	pF
Reverse Transfer Capacitance (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)		C <sub>rss</sub>	–	20	–	pF
Output Capacitance (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)		C <sub>oss</sub>	–	49	–	pF
Forward Transconductance (V <sub>DS</sub> = 25 Vdc, I <sub>D</sub> = 0.5 Adc)		g <sub>fs</sub>	200	380	–	mmhos

### SWITCHING CHARACTERISTICS

Turn–On Time	t <sub>on</sub>	–	7.0	15	ns
Turn–Off Time	t <sub>off</sub>	–	7.0	15	ns

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

# MPF930, MPF960, MPF990

## RESISTIVE SWITCHING




Figure 1. Switching Test Circuit

Figure 2. Switching Waveforms

## ORDERING INFORMATION

Device	Package	Shipping
MPF930	TO-92	1000 Unit/Box
MPF930RLRE	TO-92	2000 Tape & Reel
MPF930A	TO-92	1000 Unit/Box
MPF930ARLRE	TO-92	2000 Tape & Reel
MPF960	TO-92	1000 Unit/Box
MPF960RLRA	TO-92	2000 Tape & Reel
MPF990	TO-92	1000 Unit/Box
MPF990RLRA	TO-92	2000 Tape & Reel
MPF990RLRP	TO-92	2000 Ammo Pack

# MPF930, MPF960, MPF990




Figure 3. On Voltage versus Temperature




Figure 4. Capacitance Variation




Figure 5. Transfer Characteristic




Figure 6. Output Characteristic




Figure 7. Saturation Characteristic

# MTB1306

Preferred Device

## Power MOSFET 75 Amps, 30 Volts, Logic Level N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Short Heatsink Tab Manufactured – Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\ \text{M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\ \text{ms}$ )			
Drain Current	$I_D$	75	Adc
– Continuous	$I_D$	59	
– Continuous @ $100^\circ\text{C}$	$I_{DM}$	225	Apk
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )			
Total Power Dissipation	$P_D$	150	Watts
Derate above $25^\circ\text{C}$		1.2	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		2.5	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\ \text{Vdc}$ , $V_{GS} = 10\ \text{Vdc}$ , Peak $I_L = 75\ \text{Apk}$ , $L = 0.1\ \text{mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	280	mJ
Thermal Resistance	$R_{\theta JC}$	0.8	$^\circ\text{C}/\text{W}$
– Junction-to-Case	$R_{\theta JA}$	62.5	
– Junction-to-Ambient	$R_{\theta JA}$	50	
– Junction-to-Ambient (Note 1.)			
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 5.0 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**75 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 6.5\ \text{m}\Omega$**



**D<sup>2</sup>PAK**  
**CASE 418B**  
**STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



MTB1306 = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB1306	D <sup>2</sup> PAK	50 Units/Rail
MTB1306T4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB1306

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc)	V <sub>(BR)DSS</sub>	30	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	1.5	2.0	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 38 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 38 Adc)	R <sub>DS(on)</sub>	–	5.8 7.4	6.5 8.5	mΩ
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 75 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 38 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	–	0.44 –	0.5 0.38	Vdc
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	15	55	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	2560	3584	pF
Output Capacitance		C <sub>oss</sub>	–	1305	1827	
Transfer Capacitance		C <sub>rss</sub>	–	386	772	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 4.7 Ω)	t <sub>d(on)</sub>	–	17	35	ns
Rise Time		t <sub>r</sub>	–	170	340	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	68	136	
Fall Time		t <sub>f</sub>	–	145	290	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	50	70	nC
		Q <sub>1</sub>	–	8.3	–	
		Q <sub>2</sub>	–	25.3	–	
		Q <sub>3</sub>	–	17.2	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.75 0.64	1.1 –	Vdc	
Reverse Recovery Time	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	84	–	ns
		t <sub>a</sub>	–	35	–	
		t <sub>b</sub>	–	53	–	
Reverse Recovery Stored Charge	Q <sub>RR</sub>	–	0.13	–	μC	

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

**SAFE OPERATING AREA**

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

MTB1306




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform

# MTB20N20E

Preferred Device

## Power MOSFET 20 Amps, 200 Volts N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Short Heatsink Tab Manufactured – Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)



Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	200	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	200	Vdc
Gate-Source Voltage	$V_{GS}$ $V_{GSM}$	$\pm 20$	Vdc
– Continuous		$\pm 40$	Vpk
Drain Current – Continuous	$I_D$	20	Adc
	– Continuous @ $100^\circ\text{C}$	12	
	– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	60	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	125	Watts
		1.0	W/ $^\circ\text{C}$
		2.5	Watts
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ , when mounted with the minimum recommended pad size			
Operating and Storage Temperature Range	$T_J, T_{stg}$	– 55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 20\text{ Apk}$ , $L = 3.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	600	mJ
Thermal Resistance	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	1.0	$^\circ\text{C/W}$
		62.5	
		50	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



ON Semiconductor™


<http://onsemi.com>

**20 AMPERES**  
**200 VOLTS**  
 **$R_{DS(on)} = 160\text{ m}\Omega$**



**D<sup>2</sup>PAK  
CASE 418B  
STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



T20N20E = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB20N20E	D <sup>2</sup> PAK	50 Units/Rail
MTB20N20ET4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB20N20E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	200 –	– 263	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	– 7.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc)	R <sub>DS(on)</sub>	–	0.12	0.16	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 20 Adc) (I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	3.84 3.36	Vdc
Forward Transconductance (V <sub>DS</sub> = 13 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	8.0	11	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1880	2700	pF
Output Capacitance		C <sub>oss</sub>	–	378	535	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	68	100	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 100 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	17	40	ns
Rise Time		t <sub>r</sub>	–	86	180	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	50	100	
Fall Time		t <sub>f</sub>	–	60	120	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 160 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	54	75	nC
		Q <sub>1</sub>	–	12	–	
		Q <sub>2</sub>	–	24	–	
		Q <sub>3</sub>	–	22	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.0 0.82	1.35 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	239	–	ns
		t <sub>a</sub>	–	136	–	
		t <sub>b</sub>	–	103	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	2.09	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation



## MTB20N20E




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(MAX) - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTB20N20E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform





Figure 15. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 2.5 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joint.




Figure 18. Typical Solder Heating Profile

# MTB23P06V

Preferred Device

## Power MOSFET 23 Amps, 60 Volts P-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	23	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	15	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	81	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	90	Watts
Derate above $25^\circ\text{C}$		0.60	$\text{W}/^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		3.0	
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 23\text{ Apk}$ , $L = 3.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	794	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JC}$	1.67	
– Junction to Ambient	$R_{\theta JA}$	62.5	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**23 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 120\text{ m}\Omega$**



**D2PAK**  
**CASE 418B**  
**STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



MTB23P06V = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB23P06V	D <sup>2</sup> PAK	50 Units/Rail
MTB23P06VT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB23P06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 60.5	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.8 5.3	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 11.5 Adc)	R <sub>DS(on)</sub>	–	0.093	0.12	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 23 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 11.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	2.1 –	3.3 3.2	Vdc
Forward Transconductance (V <sub>DS</sub> = 10.9 Vdc, I <sub>D</sub> = 11.5 Adc)	g <sub>FS</sub>	5.0	11.5	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1160	1620	pF
Output Capacitance		C <sub>oss</sub>	–	380	530	
Transfer Capacitance		C <sub>rss</sub>	–	105	210	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 23 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	13.8	30	ns
Rise Time		t <sub>r</sub>	–	98.3	200	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	41	80	
Fall Time		t <sub>f</sub>	–	62	120	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 23 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	38	50	nC
		Q <sub>1</sub>	–	7.0	–	
		Q <sub>2</sub>	–	18	–	
		Q <sub>3</sub>	–	14	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 23 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 23 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	2.2 1.8	3.5 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 23 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	142	–	ns
		t <sub>a</sub>	–	100	–	
		t <sub>b</sub>	–	41	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.804	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTB23P06V




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTB23P06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform





Figure 15. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 3.0 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 3.0 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTB29N15E

Preferred Device

## Power MOSFET 29 Amps, 150 Volts N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	150	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	150	Vdc
Gate-to-Source Voltage	$V_{GS}$ $V_{GSM}$	$\pm 20$	Vdc
– Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )		$\pm 40$	Vpk
Drain Current – Continuous	$I_D$	29	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	19	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	102	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	125	Watts
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		1.0	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 29\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	421	mJ
Thermal Resistance	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	1.0	$^\circ\text{C}/\text{W}$
– Junction to Case		62.5	
– Junction to Ambient – Junction to Ambient (Note 1.)		50	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**29 AMPERES**  
**150 VOLTS**  
 **$R_{DS(on)} = 70\text{ m}\Omega$**



**D<sup>2</sup>PAK**  
**CASE 418B**  
**STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



T29N15E = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB29N15E	D <sup>2</sup> PAK	50 Units/Rail
MTB29N15ET4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB29N15E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	150 –	– 151	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.7 5.4	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 14.5 Adc)	R <sub>DS(on)</sub>	–	0.054	0.07	Ohms
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 29 Adc) (I <sub>D</sub> = 14.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	2.4 2.1	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.6 Vdc, I <sub>D</sub> = 14.5 Adc)	g <sub>FS</sub>	10	20	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	2300	3220	pF
Output Capacitance		C <sub>oss</sub>	–	450	630	
Transfer Capacitance		C <sub>rss</sub>	–	130	260	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 75 Vdc, I <sub>D</sub> = 29 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	19	40	ns
Rise Time		t <sub>r</sub>	–	95	190	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	90	180	
Fall Time		t <sub>f</sub>	–	85	170	
Gate Charge	(V <sub>DS</sub> = 120 Vdc, I <sub>D</sub> = 29 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	83	120	nC
		Q <sub>1</sub>	–	12	–	
		Q <sub>2</sub>	–	37	–	
		Q <sub>3</sub>	–	23	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 29 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 29 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.92 0.84	1.3 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 29 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	174	–	ns
		t <sub>a</sub>	–	126	–	
		t <sub>b</sub>	–	48	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	1.4	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.



# MTB29N15E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MTB29N15E




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTB29N15E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MTB30N06VL

Preferred Device

## Power MOSFET 30 Amps, 60 Volts, Logic Level N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	30	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	20	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	105	Apk
Total Power Dissipation	$P_D$	90	Watts
Derate above $25^\circ\text{C}$		0.6	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		3.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5\text{ Vdc}$ , Peak $I_L = 30\text{ Apk}$ , $L = 0.342\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	154	mJ
Thermal Resistance			$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JC}$	1.67	
– Junction to Ambient	$R_{\theta JA}$	62.5	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**30 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 50\text{ m}\Omega$**



**D<sup>2</sup>PAK**  
**CASE 418B**  
**STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



T30N06VL = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB30N06VL	D <sup>2</sup> PAK	50 Units/Rail
MTB30N06VLT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB30N06VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 63	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 15 Adc)	R <sub>DS(on)</sub>	–	0.033	0.05	Ohms
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 30 Adc) (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 15 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.1 –	1.8 1.73	Vdc
Forward Transconductance (V <sub>DS</sub> = 6.25 Vdc, I <sub>D</sub> = 15 Adc)	g <sub>FS</sub>	13	21	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1130	1580	pF
Output Capacitance		C <sub>oss</sub>	–	360	500	
Transfer Capacitance		C <sub>rss</sub>	–	95	190	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 30 Adc, V <sub>GS</sub> = 5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	14	30	ns
Rise Time		t <sub>r</sub>	–	260	520	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	54	110	
Fall Time		t <sub>f</sub>	–	108	220	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 30 Adc, V <sub>GS</sub> = 5 Vdc)	Q <sub>T</sub>	–	27	40	nC
		Q <sub>1</sub>	–	5	–	
		Q <sub>2</sub>	–	17	–	
		Q <sub>3</sub>	–	15	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (I <sub>S</sub> = 30 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 30 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	0.98 0.89	1.6 –	Vdc	
Reverse Recovery Time	(I <sub>S</sub> = 30 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	86	–	ns
		t <sub>a</sub>	–	49	–	
		t <sub>b</sub>	–	37	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.228	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.



# MTB30N06VL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTB30N06VL




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTB30N06VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform





Figure 15. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 3.0 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 3.0 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTB30P06V

Preferred Device

## Power MOSFET 30 Amps, 60 Volts P-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	30	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	19	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	105	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	125	Watts
Derate above $25^\circ\text{C}$		0.83	$\text{W}/^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		3.0	
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 30\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	450	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JC}$	1.2	
– Junction to Ambient	$R_{\theta JA}$	62.5	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**30 AMPERES  
60 VOLTS  
 $R_{DS(on)} = 80\text{ m}\Omega$**



**D2PAK  
CASE 418B  
STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



MTB30P06V = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB30P06V	D <sup>2</sup> PAK	50 Units/Rail
MTB30P06VT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.



# MTB30P06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mA)dc Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 62	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μA)dc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nA)dc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA)dc Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.6 5.3	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 15 A)dc	R <sub>DS(on)</sub>	–	0.067	0.08	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 30 A)dc (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 15 A)dc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	2.0 –	2.9 2.8	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.3 Vdc, I <sub>D</sub> = 15 A)dc	g <sub>FS</sub>	5.0	7.9	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1562	2190	pF
Output Capacitance		C <sub>oss</sub>	–	524	730	
Transfer Capacitance		C <sub>rss</sub>	–	154	310	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 30 A)dc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	14.7	30	ns
Rise Time		t <sub>r</sub>	–	25.9	50	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	98	200	
Fall Time		t <sub>f</sub>	–	52.4	100	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 30 A)dc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	54	80	nC
		Q <sub>1</sub>	–	9.0	–	
		Q <sub>2</sub>	–	26	–	
		Q <sub>3</sub>	–	20	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 30 A)dc, V <sub>GS</sub> = 0 Vdc (I <sub>S</sub> = 30 A)dc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	2.3 1.9	3.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 30 A)dc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	175	–	ns
		t <sub>a</sub>	–	107	–	
		t <sub>b</sub>	–	68	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.965	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

## MTB30P06V




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTB30P06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform





Figure 15. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 3.0 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 3.0 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile



# MTB36N06V

Preferred Device

## Power MOSFET 32 Amps, 60 Volts N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-Repetitive ( $t_p \leq 50\ \mu\text{s}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	32	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	22.6	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	112	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	90	Watts
Derate above $25^\circ\text{C}$		0.6	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		3.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 32\text{ Apk}$ , $L = 0.1\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	205	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JC}$	1.67	
– Junction to Ambient	$R_{\theta JA}$	62.5	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**32 AMPERES  
60 VOLTS  
 $R_{DS(on)} = 40\text{ m}\Omega$**



**D<sup>2</sup>PAK  
CASE 418B  
STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



MTB36N06V = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB36N06V	D <sup>2</sup> PAK	50 Units/Rail
MTB36N06VT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB36N06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 61	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.6 6.0	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 16 Adc)	R <sub>DS(on)</sub>	–	0.034	0.04	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 32 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 16 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.25 –	1.54 1.47	Vdc
Forward Transconductance (V <sub>DS</sub> = 7.6 Vdc, I <sub>D</sub> = 16 Adc)	g <sub>FS</sub>	5.0	7.83	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1220	1700	pF
Output Capacitance		C <sub>oss</sub>	–	337	470	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	74.8	150	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	14	30	ns
Rise Time		t <sub>r</sub>	–	138	270	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	54	100	
Fall Time		t <sub>f</sub>	–	91	180	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	39	50	nC
		Q <sub>1</sub>	–	7	–	
		Q <sub>2</sub>	–	17	–	
		Q <sub>3</sub>	–	13	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.03 0.94	2.0 –	Vdc	
Reverse Recovery Time	(I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	92	–	ns
		t <sub>a</sub>	–	64	–	
		t <sub>b</sub>	–	28	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.332	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.

# MTB36N06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTB36N06V




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTB36N06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform





Figure 15. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 3.0 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 3.0 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.



TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTB40N10E

Preferred Device

## Power MOSFET 40 Amps, 100 Volts N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	100	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	100	Vdc
Gate-to-Source Voltage	$V_{GS}$ $V_{GSM}$	$\pm 20$	Vdc
– Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )		$\pm 40$	Vpk
Drain Current – Continuous	$I_D$	40	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	29	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	140	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	169	Watts
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		1.35	W/ $^\circ\text{C}$
		2.5	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 75\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 40\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	800	mJ
Thermal Resistance	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	$0.74$	$^\circ\text{C/W}$
– Junction to Case		$62.5$	
– Junction to Ambient – Junction to Ambient (Note 1.)		$50$	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**40 AMPERES**  
**100 VOLTS**  
 **$R_{DS(on)} = 40\text{ m}\Omega$**



**D<sup>2</sup>PAK  
CASE 418B  
STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



T40N10E = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB40N10E	D <sup>2</sup> PAK	50 Units/Rail
MTB40N10ET4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB40N10E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive) (Cpk ≥ 2.0) (Note 4.)	V <sub>(BR)DSS</sub>	100 –	– 112	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative) (Cpk ≥ 2.0) (Note 4.)	V <sub>GS(th)</sub>	2.0 –	2.9 6.7	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 20 Adc) (Cpk ≥ 2.0) (Note 4.)	R <sub>DS(on)</sub>	–	0.033	0.04	Ohms
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 40 Adc) (I <sub>D</sub> = 20 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	1.9 1.7	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.4 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	17	21	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	2305	3230	pF
Output Capacitance		C <sub>oss</sub>	–	620	1240	
Transfer Capacitance		C <sub>rss</sub>	–	205	290	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 50 Vdc, I <sub>D</sub> = 40 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	19	40	ns
Rise Time		t <sub>r</sub>	–	165	330	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	75	150	
Fall Time		t <sub>f</sub>	–	97	190	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 80 Vdc, I <sub>D</sub> = 40 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	80	110	nC
		Q <sub>1</sub>	–	15	–	
		Q <sub>2</sub>	–	40	–	
		Q <sub>3</sub>	–	29	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (I <sub>S</sub> = 40 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 40 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.96 0.88	1.0 –	Vdc	
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 40 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	152	–	ns
		t <sub>a</sub>	–	117	–	
		t <sub>b</sub>	–	35	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	1.0	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

4. Reflects typical values.  $C_{pk} = \frac{|\text{Max limit} - \text{Typ}|}{3 \times \text{sigma}}$

# MTB40N10E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTB40N10E




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTB40N10E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform





Figure 15. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 2.5 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)



Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTB50N06V

Preferred Device

## Power MOSFET 42 Amps, 60 Volts N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	42	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	30	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	147	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	125	Watts
Derate above $25^\circ\text{C}$		0.83	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		3.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 42\text{ Apk}$ , $L = 0.454\ \mu\text{H}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	400	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JC}$	1.2	
– Junction to Ambient	$R_{\theta JA}$	62.5	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**42 AMPERES  
60 VOLTS  
 $R_{DS(on)} = 28\text{ m}\Omega$**



**D<sup>2</sup>PAK  
CASE 418B  
STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



MTB50N06V = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB50N06V	D <sup>2</sup> PAK	50 Units/Rail
MTB50N06VT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB50N06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 69	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.7 3.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 21 Adc)	R <sub>DS(on)</sub>	–	0.025	0.028	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 42 Adc) (I <sub>D</sub> = 21 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.4 –	1.7 1.6	Vdc
Forward Transconductance (V <sub>DS</sub> = 6.25 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	16	23	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1644	2320	pF
Output Capacitance		C <sub>oss</sub>	–	465	660	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	112	230	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn–On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 42 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	12	20	ns
Rise Time		t <sub>r</sub>	–	122	250	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	64	110	
Fall Time		t <sub>f</sub>	–	54	90	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 42 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	47	70	nC
		Q <sub>1</sub>	–	9	–	
		Q <sub>2</sub>	–	21	–	
		Q <sub>3</sub>	–	16	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 2.)	(I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.06 0.99	2.5 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	84	–	ns
		t <sub>a</sub>	–	73	–	
		t <sub>b</sub>	–	11	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.28	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

# MTB50N06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

## MTB50N06V




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTB50N06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform




Figure 15. D<sup>2</sup>PAK Power Derating Curve




INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 3.0 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 3.0 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
  - After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
  - Mechanical stress or shock should not be applied during cooling.
- \* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTB50N06VL

Preferred Device

## Power MOSFET 42 Amps, 60 Volts, Logic Level N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	42	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	30	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	147	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	125	Watts
Derate above $25^\circ\text{C}$		0.83	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		3.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5\text{ Vdc}$ , Peak $I_L = 42\text{ Apk}$ , $L = 0.3\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	265	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JC}$	1.2	
– Junction to Ambient	$R_{\theta JA}$	62.5	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**42 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 32\text{ m}\Omega$**



**D<sup>2</sup>PAK**  
**CASE 418B**  
**STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



T50N06VL = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB50N06VL	D <sup>2</sup> PAK	50 Units/Rail
MTB50N06VLT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB50N06VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = .25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 64	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.4 4.3	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 21 Adc)	R <sub>DS(on)</sub>	–	0.025	0.032	Ohms
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 42 Adc) (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 21 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.2 –	1.6 1.5	Vdc
Forward Transconductance (V <sub>DS</sub> = 6 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	17	28	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1570	2200	pF
Output Capacitance		C <sub>oss</sub>	–	508	710	
Transfer Capacitance		C <sub>rss</sub>	–	135	270	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 42 Adc, V <sub>GS</sub> = 5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	16	30	ns
Rise Time		t <sub>r</sub>	–	355	701	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	80	160	
Fall Time		t <sub>f</sub>	–	160	320	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 42 Adc, V <sub>GS</sub> = 5 Vdc)	Q <sub>T</sub>	–	40	60	nC
		Q <sub>1</sub>	–	11	–	
		Q <sub>2</sub>	–	20	–	
		Q <sub>3</sub>	–	16	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.03 0.94	2.5 –	Vdc	
Reverse Recovery Time	(I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	91.1	–	ns
		t <sub>a</sub>	–	63.8	–	
		t <sub>b</sub>	–	27.3	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.299	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.

# MTB50N06VL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTB50N06VL




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



# MTB50N06VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform





Figure 15. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 3.0 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 3.0 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTB50P03HDL

Preferred Device

## Power MOSFET 50 Amps, 30 Volts, Logic Level P-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Short Heatsink Tab Manufactured – Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)



Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	30	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	50	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	31	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	150	Apk
Total Power Dissipation	$P_D$	125	Watts
Derate above $25^\circ\text{C}$		1.0	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ , when mounted with the minimum recommended pad size		2.5	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 50\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	1250	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JC}$	1.0	
– Junction to Ambient	$R_{\theta JA}$	62.5	
– Junction to Ambient, when mounted with the minimum recommended pad size	$R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



ON Semiconductor™


<http://onsemi.com>

**50 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 25\text{ m}\Omega$**



**D2PAK  
CASE 418B  
STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



M50P03HDL = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB50P03HDL	D2PAK	50 Units/Rail
MTB50P03HDLT4	D2PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB50P03HDL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	(C <sub>pk</sub> ≥ 2.0) (Note 3.) V(BR)DSS	30	–	–	Vdc
		–	26	–	mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0	μAdc
		–	–	10	
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	(C <sub>pk</sub> ≥ 3.0) (Note 3.) V <sub>GS(th)</sub>	1.0	1.5	2.0	Vdc
		–	4.0	–	mV/°C
Static Drain-Source On-Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 25 Adc)	R <sub>DS(on)</sub>	–	20.9	25	mOhm
Drain-Source On-Voltage (V <sub>GS</sub> = 5.0 Vdc) (I <sub>D</sub> = 50 Adc) (I <sub>D</sub> = 25 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	–	0.83	1.5	Vdc
		–	–	1.3	
Forward Transconductance (V <sub>DS</sub> = 5.0 Vdc, I <sub>D</sub> = 25 Adc)	g <sub>FS</sub>	15	20	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	3500	4900	pF
Output Capacitance		C <sub>oss</sub>	–	1550	2170	
Transfer Capacitance		C <sub>rss</sub>	–	550	770	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 50 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 2.3 Ω)	t <sub>d(on)</sub>	–	22	30	ns
Rise Time		t <sub>r</sub>	–	340	466	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	90	117	
Fall Time		t <sub>f</sub>	–	218	300	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 50 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	74	100	nC
		Q <sub>1</sub>	–	13.6	–	
		Q <sub>2</sub>	–	44.8	–	
		Q <sub>3</sub>	–	35	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 50 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 50 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	2.39	3.0	Vdc
			–	1.84	–	
Reverse Recovery Time (See Figure 15)	(I <sub>S</sub> = 50 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	106	–	ns
		t <sub>a</sub>	–	58	–	
		t <sub>b</sub>	–	48	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.246	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MTB50P03HDL




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(MAX) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTB50P03HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform





Figure 16. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 2.5 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 17.




Figure 17. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

## SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 18 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 18. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

## SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 19 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 19. Typical Solder Heating Profile

# MTB52N06V

Preferred Device

## Power MOSFET 52 Amps, 60 Volts N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	52	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	41	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	182	Apk
Total Power Dissipation	$P_D$	188	Watts
Derate above $25^\circ\text{C}$		1.25	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		3.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 52\text{ Apk}$ , $L = 0.3\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	406	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JC}$	0.8	
– Junction to Ambient	$R_{\theta JA}$	62.5	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	50	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**52 AMPERES  
60 VOLTS  
 $R_{DS(on)} = 22\text{ m}\Omega$**



**D<sup>2</sup>PAK  
CASE 418B  
STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



MTB52N06V = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB52N06V	D <sup>2</sup> PAK	50 Units/Rail
MTB52N06VT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB52N06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60	– 66	–	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	–	–	10 100	μAdc	
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 2.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0	2.7 6.4	4.0	Vdc mV/°C	
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 26 Adc)	R <sub>DS(on)</sub>	–	0.019	0.022	Ohm	
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 52 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 26 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	–	–	1.4 1.2	Vdc	
Forward Transconductance (V <sub>DS</sub> = 6.3 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	17	24	–	mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1900	2660	pF
Output Capacitance		C <sub>oss</sub>	–	580	810	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	150	300	
<b>SWITCHING CHARACTERISTICS (Note 3.)</b>						
Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 52 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	12	20	ns
Rise Time		t <sub>r</sub>	–	298	600	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	70	140	
Fall Time		t <sub>f</sub>	–	110	220	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 52 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	125	175	nC
		Q <sub>1</sub>	–	10	–	
		Q <sub>2</sub>	–	30	–	
		Q <sub>3</sub>	–	40	–	
<b>SOURCE–DRAIN DIODE CHARACTERISTICS</b>						
Forward On–Voltage (Note 2.)	(I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	–	1.0 0.98	1.5	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	100	–	ns
		t <sub>a</sub>	–	80	–	
		t <sub>b</sub>	–	20	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.341	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

4. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$



# MTB52N06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

## MTB52N06V




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTB52N06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform





Figure 15. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 3.0 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 3.0 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)

## SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

## SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTB52N06VL

Preferred Device

## Power MOSFET 52 Amps, 60 Volts, Logic Level N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current	$I_D$	52	Adc
– Continuous	$I_D$	41	
– Continuous @ $100^\circ\text{C}$			
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	182	Apk
Total Power Dissipation	$P_D$	188	Watts
Derate above $25^\circ\text{C}$		1.25	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		3.0	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5\text{ Vdc}$ , Peak $I_L = 52\text{ Apk}$ , $L = 0.3\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	406	mJ
Thermal Resistance	$R_{\theta JC}$	0.8	$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JA}$	62.5	
– Junction to Ambient	$R_{\theta JA}$	50	
– Junction to Ambient (Note 1.)			
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**52 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 25\text{ m}\Omega$**



**D<sup>2</sup>PAK  
CASE 418B  
STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



MTB52N06VL = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB52N06VL	D <sup>2</sup> PAK	50 Units/Rail
MTB52N06VLT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.



# MTB52N06VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = .25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60	– 65	–	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	–	–	10 100	μAdc	
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 2.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0	1.5 4.5	2.0	Vdc mV/°C	
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 26 Adc)	R <sub>DS(on)</sub>	–	0.022	0.025	Ohm	
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 52 Adc) (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 26 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	–	–	1.6 1.4	Vdc	
Forward Transconductance (V <sub>DS</sub> = 6.3 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	17	30	–	Mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1900	2660	pF
Output Capacitance		C <sub>oss</sub>	–	550	770	
Transfer Capacitance		C <sub>rss</sub>	–	170	340	
<b>SWITCHING CHARACTERISTICS (Note 3.)</b>						
Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 52 Adc, V <sub>GS</sub> = 5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	15	30	ns
Rise Time		t <sub>r</sub>	–	500	1000	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	100	200	
Fall Time		t <sub>f</sub>	–	200	400	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 52 Adc, V <sub>GS</sub> = 5 Vdc)	Q <sub>T</sub>	–	62	90	nC
		Q <sub>1</sub>	–	4.0	–	
		Q <sub>2</sub>	–	31	–	
		Q <sub>3</sub>	–	16	–	
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>						
Forward On-Voltage	(I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150 °C)	V <sub>SD</sub>	–	1.03 0.9	1.5	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	104	–	ns
		t <sub>a</sub>	–	63	–	
		t <sub>b</sub>	–	41	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.28	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

4. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTB52N06VL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTB52N06VL




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed  $10 \mu\text{s}$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(\text{MAX})} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTB52N06VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform





Figure 15. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 3.0 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 3.0 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)

## SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

## SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile



# MTB55N06Z

Preferred Device

## Power MOSFET 55 Amps, 60 Volts N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche mode and switch efficiently. This high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor—Absorbs High Energy in the Avalanche Mode
- ESD Protected. Designed to Typically Withstand 400 V Machine Model and 4000 V Human Body Model.

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	60	Vdc
Gate-to-Source Voltage	V <sub>GS</sub>	±20	Vdc
– Continuous	V <sub>GSM</sub>	±40	Vpk
– Non-Repetitive (t <sub>p</sub> ≤ 10 ms)			
Drain Current	I <sub>D</sub>	55	Adc
– Continuous @ T <sub>C</sub> = 25°C	I <sub>D</sub>	35.5	
– Continuous @ T <sub>C</sub> = 100°C	I <sub>DM</sub>	165	Apk
– Single Pulse (t <sub>p</sub> ≤ 10 μs)			
Total Power Dissipation @ T <sub>C</sub> = 25°C	P <sub>D</sub>	113	Watts
Derate above 25°C		0.91	W/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1.)		2.5	
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 25 Vdc, V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 10 Vdc, Peak I <sub>L</sub> = 55 Apk, L = 0.3 mH, R <sub>G</sub> = 25 Ω)	E <sub>AS</sub>	454	mJ
Thermal Resistance	R <sub>θJC</sub>	1.1	°C/W
– Junction to Case	R <sub>θJC</sub>	62.5	
– Junction to Ambient (Note 1.)	R <sub>θJA</sub>	50	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T <sub>L</sub>	260	°C



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**55 AMPERES**  
**60 VOLTS**  
**RDS(on) = 18 mΩ**



**D<sup>2</sup>PAK**  
**CASE 418B**  
**STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



MTB55N06Z = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB55N06Z	D <sup>2</sup> PAK	50 Units/Rail
MTB55N06ZT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB55N06Z

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	(Cpk ≥ 2.0) V <sub>(BR)DSS</sub>	60 –	– 53	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	(Cpk ≥ 2.0) V <sub>GS(th)</sub>	2.0 –	3.0 6.0	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 27.5 Adc)	(Cpk ≥ 2.0) R <sub>DS(on)</sub>	–	14	18	mΩ
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 55 Adc) (I <sub>D</sub> = 27.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	0.825 0.74	1.2 1.0	Vdc
Forward Transconductance (V <sub>DS</sub> = 4.0 Vdc, I <sub>D</sub> = 27.5 Adc)	g <sub>FS</sub>	12	15	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1390	1950	pF
Output Capacitance		C <sub>oss</sub>	–	520	730	
Transfer Capacitance		C <sub>rss</sub>	–	119	238	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 55 Adc, V <sub>GS(on)</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	27	54	ns
Rise Time		t <sub>r</sub>	–	157	314	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	116	232	
Fall Time		t <sub>f</sub>	–	126	252	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 55 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	40	56	nC
		Q <sub>1</sub>	–	7.0	–	
		Q <sub>2</sub>	–	18	–	
		Q <sub>3</sub>	–	15	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 55 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 55 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.93 0.82	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 55 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	57	–	ns
		t <sub>a</sub>	–	32	–	
		t <sub>b</sub>	–	25	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.11	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperature.

# MTB55N06Z




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature






Figure 6. Drain-to-Source Leakage Current versus Voltage


# MTB55N06Z




**Figure 7. Capacitance Variation**




**Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge**




**Figure 9. Resistive Switching Time Variation versus Gate Resistance**



**Figure 10. Diode Forward Voltage versus Current**



**Figure 11. Maximum Rated Forward Biased Safe Operating Area**



**Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature**

# MTB55N06Z




Figure 13. Thermal Response

# MTB60N05HDL

Preferred Device

## Power MOSFET 60 Amps, 50 Volts, Logic Level

### N-Channel D<sup>2</sup>PAK

The D<sup>2</sup>PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower R<sub>DS(on)</sub> capabilities. This advanced high-cell density HDTMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I<sub>DSS</sub> and V<sub>DS(on)</sub> Specified at Elevated Temperature
- Short Heatsink Tab Manufactured – Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation

#### MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)



Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	50	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	50	Vdc
Gate-to-Source Voltage	V <sub>GS</sub>	± 15	Vdc
– Continuous	V <sub>GS</sub>	± 20	Vpk
– Non-Repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub>		
Drain Current – Continuous	I <sub>D</sub>	60	Adc
– Continuous @ 100°C	I <sub>D</sub>	42	
– Single Pulse (t <sub>p</sub> ≤ 10 μs)	I <sub>DM</sub>	180	Apk
Total Power Dissipation	P <sub>D</sub>	150	Watts
Derate above 25°C		1.0	W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 55 to 175	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 25 Vdc, V <sub>GS</sub> = 10 Vdc, Peak I <sub>L</sub> = 60 Apk, L = 0.3 mH, R <sub>G</sub> = 25 Ω)	E <sub>AS</sub>	540	mJ
Thermal Resistance – Junction to Case	R <sub>θJC</sub>	1.0	°C/W
– Junction to Ambient	R <sub>θJA</sub>	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 seconds	T <sub>L</sub>	260	°C



ON Semiconductor™


<http://onsemi.com>

**60 AMPERES**  
**50 VOLTS**  
**R<sub>DS(on)</sub> = 14 mΩ**



**D<sup>2</sup>PAK**  
**CASE 418B**  
**STYLE 2**

#### MARKING DIAGRAM & PIN ASSIGNMENT



T60N05HDL = Device Code  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MTB60N05HD	D <sup>2</sup> PAK	50 Units/Rail
MTB60N05HDT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB60N05HDL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	50 –	– 55	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 50 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 50 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = –25°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 4.5	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 30 Adc)	R <sub>DS(on)</sub>	–	0.010	0.014	Ohms
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5.0 Vdc) (I <sub>D</sub> = 60 Adc) (I <sub>D</sub> = 30 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	1.0 0.75	Vdc
Forward Transconductance (V <sub>DS</sub> = 4.0 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	15	48	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	2775	4000	pF
Output Capacitance		C <sub>oss</sub>	–	750	1070	
Transfer Capacitance		C <sub>rss</sub>	–	150	300	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 60 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	21	40	ns
Rise Time		t <sub>r</sub>	–	570	1150	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	86	170	
Fall Time		t <sub>f</sub>	–	200	400	
Gate Charge	(V <sub>DS</sub> = 40 Vdc, I <sub>D</sub> = 60 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	42	62	nC
		Q <sub>1</sub>	–	8.0	–	
		Q <sub>2</sub>	–	24	–	
		Q <sub>3</sub>	–	17	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 60 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 60 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.95 0.85	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 30 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	50	–	ns
		t <sub>a</sub>	–	34	–	
		t <sub>b</sub>	–	15	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.085	–	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MTB60N05HDL




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(\text{MAX}) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTB60N05HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform





Figure 16. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 2.5 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 17.




Figure 17. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 18 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 18. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 19 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 19. Typical Solder Heating Profile

# MTB60N06HD

Preferred Device

## Power MOSFET 60 Amps, 60 Volts N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Short Heatsink Tab Manufactured – Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation

### MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	60	Vdc
Gate-Source Voltage	V <sub>GS</sub>	± 20	Vdc
– Continuous	V <sub>GSM</sub>	± 30	Vpk
– Non-Repetitive (t <sub>p</sub> ≤ 10 ms)			
Drain Current – Continuous	I <sub>D</sub>	60	Adc
– Continuous @ 100°C	I <sub>D</sub>	42.3	
– Single Pulse (t <sub>p</sub> ≤ 10 μs)	I <sub>DM</sub>	180	Apk
Total Power Dissipation	PD	125	Watts
Derate above 25°C		1.0	W/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1.)		2.5	Watts
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 25 Vdc, V <sub>GS</sub> = 10 Vdc, Peak I <sub>L</sub> = 60 Apk, L = 0.3 mH, R <sub>G</sub> = 25 Ω)	E <sub>AS</sub>	540	mJ
Thermal Resistance			°C/W
– Junction to Case	R <sub>θJC</sub>	1.0	
– Junction to Ambient	R <sub>θJA</sub>	62.5	
– Junction to Ambient, when mounted with the minimum recommended pad size	R <sub>θJA</sub>	50	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T <sub>L</sub>	260	°C



1. When mounted with the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**60 AMPERES**  
**60 VOLTS**  
**RDS(on) = 14 mΩ**



**D2PAK  
CASE 418B  
STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



T60N06HD = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB60N06HD	D <sup>2</sup> PAK	50 Units/Rail
MTB60N06HDT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.



# MTB60N06HD

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60	– 71	– –	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc	
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 2.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0	3.0 7.0	4.0	Vdc mV/°C	
Static Drain-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 30 Adc)	R <sub>DS(on)</sub>	–	0.011	0.014	Ohm	
Drain-Source On-Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 60 Adc) (I <sub>D</sub> = 30 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	1.0 0.9	Vdc	
Forward Transconductance (V <sub>DS</sub> = 4.0 Vdc, I <sub>D</sub> = 30 Adc)	g <sub>FS</sub>	15	20	–	mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1950	2800	pF
Output Capacitance		C <sub>oss</sub>	–	660	920	
Transfer Capacitance		C <sub>rss</sub>	–	147	300	
<b>SWITCHING CHARACTERISTICS (Note 3.)</b>						
Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 60 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	14	26	ns
Rise Time		t <sub>r</sub>	–	197	394	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	50	102	
Fall Time		t <sub>f</sub>	–	124	246	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 60 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	51	71	nC
		Q <sub>1</sub>	–	12	–	
		Q <sub>2</sub>	–	24	–	
		Q <sub>3</sub>	–	21	–	
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>						
Forward On-Voltage	(I <sub>S</sub> = 60 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 60 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.99 0.89	1.0	Vdc
Reverse Recovery Time (See Figure 15)	(I <sub>S</sub> = 60 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	60	–	ns
		t <sub>a</sub>	–	36	–	
		t <sub>b</sub>	–	24	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.143	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

4. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTB60N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTB60N06HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MTB60N06HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTB60N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform





Figure 16. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 2.5 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 17.




Figure 17. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)

## MTB60N06HD

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 18 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 18. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.



TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 19 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 19. Typical Solder Heating Profile

# MTB75N03HDL

Preferred Device

## Power MOSFET 75 Amps, 25 Volts, Logic Level

### N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Short Heatsink Tab Manufactured – Not sheared
- Specially Designed Leadframe for Maximum Power Dissipation

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	25	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	25	Vdc
Gate-to-Source Voltage – Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 15$ $\pm 20$	Vdc Vpk
Drain Current – Continuous – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	75 59 225	Adc Adc Apk
Total Power Dissipation Derate above $25^\circ\text{C}$ Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	125 1.0 2.5	Watts W/ $^\circ\text{C}$ Watts
Operating and Storage Temperature Range		- 55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $I_L = 75\text{ Apk}$ , $L = 0.1\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	280	mJ
Thermal Resistance – Junction to Case – Junction to Ambient – Junction to Ambient (Note 1.)	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	1.0 62.5 50	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When mounted with the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**75 AMPERES  
25 VOLTS  
 $R_{DS(on)} = 9\text{ m}\Omega$**



**D<sup>2</sup>PAK  
CASE 418B  
STYLE 2**

#### MARKING DIAGRAM & PIN ASSIGNMENT



T75N03HDL = Device Code  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MTB75N03HDL	D <sup>2</sup> PAK	50 Units/Rail
MTB75N03HDLT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB75N03HDL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	(C <sub>pk</sub> ≥ 2.0) (Note 4.) V <sub>(BR)DSS</sub>	25	–	–	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	100 500	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 V)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	(C <sub>pk</sub> ≥ 3.0) (Note 4.) V <sub>GS(th)</sub>	1.0	1.5	2.0	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 37.5 Adc)	(C <sub>pk</sub> ≥ 2.0) (Note 4.) R <sub>DS(on)</sub>	–	6.0	9.0	mΩ
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 75 Adc) (I <sub>D</sub> = 37.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	–	–	0.68 0.6	Vdc
Forward Transconductance (V <sub>DS</sub> = 3 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	15	55	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	4025	5635	pF
Output Capacitance		C <sub>oss</sub>	–	1353	1894	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	307	430	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn–On Delay Time	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 4.7 Ω)	t <sub>d(on)</sub>	–	24	48	ns
Rise Time		t <sub>r</sub>	–	493	986	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	60	120	
Fall Time		t <sub>f</sub>	–	149	300	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	61	122	nC
		Q <sub>1</sub>	–	14	28	
		Q <sub>2</sub>	–	33	66	
		Q <sub>3</sub>	–	27	54	

### SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.97 0.87	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 75 Adc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	58	–	ns
		t <sub>a</sub>	–	27	–	
		t <sub>b</sub>	–	30	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.088	–	μC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.
- Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

# MTB75N03HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform




Figure 15. D<sup>2</sup>PAK Power Derating Curve




INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 2.5 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 17.




Figure 16. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 18 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 19 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTB75N05HD

Preferred Device

## Power MOSFET 75 Amps, 50 Volts N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Short Heatsink Tab Manufactured – Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)



Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	50	Volts
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	50	
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	
Drain Current – Continuous	$I_D$	75	Amps
– Continuous @ $100^\circ\text{C}$	$I_D$	65	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	225	
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	125	Watts
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (minimum footprint, FR-4 board)		1.0 2.5	W/ $^\circ\text{C}$ Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ V}$ , $V_{GS} = 10\text{ V}$ , Peak $I_L = 75\text{ A}$ , $L = 0.177\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	500	mJ
Thermal Resistance	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	1.0 62.5 50	$^\circ\text{C}/\text{W}$
– Junction to Case			
– Junction to Ambient			
– Junction to Ambient (minimum footprint, FR-4 board)			
Maximum Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



ON Semiconductor™


<http://onsemi.com>

**75 AMPERES**  
**50 VOLTS**  
 **$R_{DS(on)} = 9.5\text{ m}\Omega$**



**D2PAK**  
**CASE 418B**  
**STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



MTB75N05HD = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB75N05HD	D2PAK	50 Units/Rail
MTB75N05HDT4	D2PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB75N05HD

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V(BR)DSS	50	– 54.9	–	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0) (V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	10 100	μAdc	
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 1.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0	– 6.3	4.0	Vdc mV/°C	
Static Drain-to-Source On-Resistance (Note 3.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 20 Adc)	R <sub>DS(on)</sub>	–	7.0	9.5	mΩ	
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc) (Note 3.) (I <sub>D</sub> = 75 A) (I <sub>D</sub> = 20 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	–	0.63	– 0.34	Vdc	
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	15	–	–	mhos	
<b>DYNAMIC CHARACTERISTICS (Note 2.)</b>						
Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz) (C <sub>pk</sub> ≥ 2.0)	C <sub>iss</sub>	–	2600	3900	pF
Output Capacitance		C <sub>oss</sub>	–	1000	1300	
Transfer Capacitance		C <sub>rss</sub>	–	230	300	
<b>SWITCHING CHARACTERISTICS (Note 4.)</b>						
Turn-On Delay Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 75 A, V <sub>GS</sub> = 10 V, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	15	30	ns
Rise Time		t <sub>r</sub>	–	170	340	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	70	140	
Fall Time		t <sub>f</sub>	–	100	200	
Gate Charge	(V <sub>DS</sub> = 40 V, I <sub>D</sub> = 75 A, V <sub>GS</sub> = 10 V)	Q <sub>T</sub>	–	71	100	nC
		Q <sub>1</sub>	–	13	–	
		Q <sub>2</sub>	–	33	–	
		Q <sub>3</sub>	–	26	–	
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>						
Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 75 A, V <sub>GS</sub> = 0) (C <sub>pk</sub> ≥ 10) (I <sub>S</sub> = 20 A, V <sub>GS</sub> = 0) (I <sub>S</sub> = 20 A, V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.97 0.80 0.68	– 1.00 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 37.5 A, V <sub>GS</sub> = 0, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	57	–	ns
		t <sub>a</sub>	–	40	–	
		t <sub>b</sub>	–	17	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.17	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5	–	nH	
		–	4.5	–		
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–		

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Reflects Typical Values. C<sub>pk</sub> = Absolute Value of (SPEC – AVG) / 3 \* SIGMA).
3. For accurate measurements, good Kelvin contact required.
4. Switching characteristics are independent of operating junction temperature.

# MTB75N05HD

## TYPICAL ELECTRICAL CHARACTERISTICS (Note 5.)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

5. Pulse Tests: Pulse Width  $\leq 250 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in a RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board-mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTB75N05HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.


The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**



**Figure 11. Reverse Recovery Time ( $t_{rr}$ )**



SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 14. Thermal Response

# MTB75N05HD




Figure 15. D<sup>2</sup>PAK Power Derating Curve

# MTB75N06HD

Preferred Device

## Power MOSFET 75 Amps, 60 Volts N-Channel D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Short Heatsink Tab Manufactured – Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 30$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	75	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	50	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	225	Apk
Total Power Dissipation	$P_D$	125	Watts
Derate above $25^\circ\text{C}$		1.0	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (Note NO TAG)		2.5	Watts
Operating and Storage Temperature Range		- 55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 75\text{ Apk}$ , $L = 0.177\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	500	mJ
Thermal Resistance	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JA}$	62.5	
– Junction to Ambient	$R_{\theta JA}$	50	
– Junction to Ambient (Note NO TAG)			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR4 board using the minimum recommended pad size.



ON Semiconductor™


<http://onsemi.com>

**75 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 10\text{ m}\Omega$**



**D2PAK**  
**CASE 418B**  
**STYLE 2**

### MARKING DIAGRAM & PIN ASSIGNMENT



T75N06HD = Device Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTB75N06HD	D <sup>2</sup> PAK	50 Units/Rail
MTB75N06HDT4	D <sup>2</sup> PAK	800/Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTB75N06HD

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	68 60.4	– –	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc	
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 V)	I <sub>GSS</sub>	–	5.0	100	nAdc	
<b>ON CHARACTERISTICS (Note 2.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	3.0 8.38	4.0 –	Vdc mV/°C	
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 37.5 Adc)	R <sub>DS(on)</sub>	–	8.3	10	mΩ	
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 75 Adc) (I <sub>D</sub> = 37.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	0.7 0.53	0.9 0.8	Vdc	
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 37.5 Adc)	g <sub>FS</sub>	15	32	–	mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	2800	3920	pF
Output Capacitance		C <sub>oss</sub>	–	928	1300	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	180	252	
<b>SWITCHING CHARACTERISTICS (Note 3.)</b>						
Turn–On Delay Time	(V <sub>DS</sub> = 30 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	18	26	ns
Rise Time		t <sub>r</sub>	–	218	306	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	67	94	
Fall Time		t <sub>f</sub>	–	125	175	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	71	100	nC
		Q <sub>1</sub>	–	16.3	–	
		Q <sub>2</sub>	–	31	–	
		Q <sub>3</sub>	–	29.4	–	
<b>SOURCE–DRAIN DIODE CHARACTERISTICS</b>						
Forward On–Voltage	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.97 0.88	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 75 Adc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	56	–	ns
		t <sub>a</sub>	–	44	–	
		t <sub>b</sub>	–	12	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.103	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5	–	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

4. Reflects typical values.  $C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$

# MTB75N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MTB75N06HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature



# MTB75N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform





Figure 16. D<sup>2</sup>PAK Power Derating Curve

INFORMATION FOR USING THE D<sup>2</sup>PAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{50^{\circ}\text{C/W}} = 2.5 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a D<sup>2</sup>PAK device,  $P_D$  is calculated as follows.

The 50°C/W for the D<sup>2</sup>PAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.5 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 17.




Figure 17. Thermal Resistance versus Drain Pad Area for the D<sup>2</sup>PAK Package (Typical)

## MTB75N06HD

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 18 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 18. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 19 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 19. Typical Solder Heating Profile

# MTD1302

## Advance Information Power MOSFET 20 Amps, 30 Volts N-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. This energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters, and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode Is Characterized for Use In Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	20	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	16	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	60	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	74	Watts
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (Note 1.)		0.592	W/ $^\circ\text{C}$
		1.75	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 20\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	200	mJ
Thermal Resistance			$^\circ\text{C/W}$
Junction to Case	$R_{\theta JC}$	1.67	
Junction-to-Ambient	$R_{\theta JA}$	100	
Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	71.4	
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5.0 seconds	$T_L$	260	$^\circ\text{C}$

1. When surface mounted to an FR4 board using the minimum recommended pad size.


This document contains information on a new product. Specifications and information herein are subject to change without notice.




ON Semiconductor™

<http://onsemi.com>


**20 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 22\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD1302	DPAK	75 Units/Rail
MTD1302-1	DPAK	75 Units/Rail
MTD1302T4	DPAK	2500 Tape & Reel

# MTD1302

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc)	V <sub>(BR)DSS</sub>	30	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	1.5	2.0	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.0 Adc)	R <sub>DS(on)</sub>	–	0.019 0.026	0.022 0.029	Ohms
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 20 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	–	0.38 –	0.5 0.33	Vdc
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	10	16	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	755	1162	pF
Output Capacitance		C <sub>oss</sub>	–	370	518	
Transfer Capacitance		C <sub>rss</sub>	–	102	204	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	7.2	15	ns
Rise Time		t <sub>r</sub>	–	52	104	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	45	90	
Fall Time		t <sub>f</sub>	–	73	146	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	14.5	21.8	nC
		Q <sub>1</sub>	–	2.2	–	
		Q <sub>2</sub>	–	8.8	–	
		Q <sub>3</sub>	–	6.8	–	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	27	40.5	nC
		Q <sub>1</sub>	–	2.2	–	
		Q <sub>2</sub>	–	10	–	
		Q <sub>3</sub>	–	7.2	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.83 0.79	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	38	–	ns
		t <sub>a</sub>	–	19	–	
		t <sub>b</sub>	–	20	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	36	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MTD1302




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTD1302




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 1.75 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTD15N06V

Preferred Device

## Power MOSFET 15 Amps, 60 Volts N-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Single Pulse ( $t_p \leq 50\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	15	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	8.7	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	45	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	55	Watts
Derate above $25^\circ\text{C}$		0.36	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ , when mounted to minimum recommended pad size		2.1	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 15\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	113	mJ
Thermal Resistance			$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JC}$	2.73	
– Junction to Ambient	$R_{\theta JA}$	100	
– Junction to Ambient, when mounted to minimum recommended pad size	$R_{\theta JA}$	71.4	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**15 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 120\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD15N06V	DPAK	75 Units/Rail
MTD15N06V1	DPAK	75 Units/Rail
MTD15N06VT4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD15N06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 67	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.7 5.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 7.5 Adc)	R <sub>DS(on)</sub>	–	0.08	0.12	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 15 Adc) (I <sub>D</sub> = 7.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	2.0 –	2.2 1.9	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 7.5 Adc)	g <sub>FS</sub>	4.0	6.2	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	469	660	pF
Output Capacitance		C <sub>oss</sub>	–	148	200	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	35	60	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	7.6	20	ns
Rise Time		t <sub>r</sub>	–	51	100	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	18	40	
Fall Time		t <sub>f</sub>	–	33	70	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	14.4	20	nC
		Q <sub>1</sub>	–	2.8	–	
		Q <sub>2</sub>	–	6.4	–	
		Q <sub>3</sub>	–	6.1	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.05 1.5	1.6 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	59.3	–	ns
		t <sub>a</sub>	–	46	–	
		t <sub>b</sub>	–	13.3	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.165	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.



# MTD15N06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTD15N06V




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTD15N06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE**

**RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**POWER DISSIPATION FOR A SURFACE MOUNT DEVICE**


The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{71.4^{\circ}\text{C/W}} = 2.1 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of  $25^{\circ}\text{C}$ , one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

The  $71.4^{\circ}\text{C/W}$  for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.1 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.



**Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)**


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
  - After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
  - Mechanical stress or shock should not be applied during cooling.
- \* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 17. Typical Solder Heating Profile

# MTD15N06VL

## Power MOSFET 15 Amps, 60 Volts N-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	15	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	12	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	53	Apk
Total Power Dissipation	$P_D$	60	Watts
Derate above $25^\circ\text{C}$		0.4	W/ $^\circ\text{C}$
Total Power Dissipation @ $25^\circ\text{C}$ (Note 1.)		2.1	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 15\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	113	mJ
Thermal Resistance			$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JC}$	2.5	
– Junction to Ambient	$R_{\theta JA}$	100	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	71.4	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. When surface mounted to an FR4 board using the minimum recommended pad size.




ON Semiconductor™

<http://onsemi.com>

**15 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 85\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD15N06VL	DPAK	75 Units/Rail
MTD15N06VL1	DPAK	75 Units/Rail
MTD15N06VLT4	DPAK	2500 Tape & Reel



# MTD15N06VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60	– 68	–	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	–	–	10 100	μAdc	
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 2.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0	1.5 4.0	2.0	Vdc mV/°C	
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 7.5 Adc)	R <sub>DS(on)</sub>	–	0.075	0.085	Ohm	
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 15 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 7.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	–	–	1.5 1.3	Vdc	
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 7.5 Adc)	g <sub>FS</sub>	8.0	10	–	mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	570	880	pF
Output Capacitance		C <sub>oss</sub>	–	180	380	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	45	110	
<b>SWITCHING CHARACTERISTICS (Note 3.)</b>						
Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	11	50	ns
Rise Time		t <sub>r</sub>	–	150	210	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	27	160	
Fall Time		t <sub>f</sub>	–	70	140	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	12	20	nC
		Q <sub>1</sub>	–	3.0	–	
		Q <sub>2</sub>	–	7.0	–	
		Q <sub>3</sub>	–	11	–	
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>						
Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	–	0.96 0.85	1.6	Vdc
Reverse Recovery Time		(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	63	–
	t <sub>a</sub>		–	42	–	
	t <sub>b</sub>		–	21	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.140	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH	

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.
- Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTD15N06VL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTD15N06VL




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTD15N06VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{175^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 2.1 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.1 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.





Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 17. Typical Solder Heating Profile



# MTD20N03HDL

Preferred Device

## Power MOSFET 20 Amps, 30 Volts, Logic Level N-Channel DPAK

This advanced Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. This energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	30	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-Source Voltage – Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 15$ $\pm 20$	Vdc Vpk
Drain Current – Continuous – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	20 16 60	Adc Adc Apk
Total Power Dissipation Derate above $25^\circ\text{C}$ Total Power Dissipation @ $T_C = 25^\circ\text{C}$ , when mounted with the minimum recommended pad size	$P_D$	74 0.6 1.75	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 20\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	200	mJ
Thermal Resistance – Junction to Case – Junction to Ambient – Junction to Ambient, when mounted with the minimum recommended pad size	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	1.67 100 71.4	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**20 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 35\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A  
DPAK  
STYLE 2**



20N03HL = Device Code  
Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD20N03HDL	DPAK	75 Units/Rail
MTD20N03HDL1	DPAK	75 Units/Rail
MTD20N03HDLT4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD20N03HDL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	(C <sub>pk</sub> ≥ 2.0) (Note 3.)	V <sub>(BR)</sub> DSS	30 –	– 43	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)		I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	(C <sub>pk</sub> ≥ 2.0) (Note 3.)	V <sub>GS(th)</sub>	1.0 –	1.5 5.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 4.0 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 10 Adc)	(C <sub>pk</sub> ≥ 2.0) (Note 3.)	R <sub>DS(on)</sub>	–	0.034 0.030	0.040 0.035	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5.0 Vdc) (I <sub>D</sub> = 20 Adc) (I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 125°C)		V <sub>DS(on)</sub>	– –	0.55 –	0.8 0.7	Vdc
Forward Transconductance (V <sub>DS</sub> = 5.0 Vdc, I <sub>D</sub> = 10 Adc)		g <sub>FS</sub>	10	13	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	880	1260	pF
Output Capacitance		C <sub>oss</sub>	–	300	420	
Transfer Capacitance		C <sub>rss</sub>	–	80	150	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	13	20	ns
Rise Time		t <sub>r</sub>	–	212	238	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	23	40	
Fall Time		t <sub>f</sub>	–	84	140	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	13.4	18.9	nC
		Q <sub>1</sub>	–	3.0	–	
		Q <sub>2</sub>	–	7.3	–	
		Q <sub>3</sub>	–	6.0	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (C <sub>pk</sub> ≥ 2.0) (Note 3.)	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.95 0.87	1.1 –	Vdc
Reverse Recovery Time (See Figure 15)	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	33	–	ns
		t <sub>a</sub>	–	23	–	
		t <sub>b</sub>	–	10	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	33	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values. C<sub>pk</sub> = Absolute Value of Spec (Spec-AVG/3.516 μA).

# MTD20N03HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTD20N03HDL



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MTD20N03HDL




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(\text{MAX}) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTD20N03HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 1.75 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)




Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTD20N06HD

Preferred Device

## Power MOSFET 20 Amps, 60 Volts N-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. This energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage – Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 30$	Vdc Vpk
Drain Current – Continuous – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_{D1}$ $I_{DM}$	20 16 60	Adc Adc Apk
Total Power Dissipation Derate above $25^\circ\text{C}$ Total Power Dissipation @ $T_A = 25^\circ\text{C}$ , when mounted to minimum recommended pad size	$P_D$	40 0.32 1.75	Watts W/ $^\circ\text{C}$ Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 20\text{ Apk}$ , $L = 0.3\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	60	mJ
Thermal Resistance – Junction to Case – Junction to Ambient – Junction to Ambient, when mounted with the minimum recommended pad size	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	3.13 100 71.4	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**20 AMPERES  
60 VOLTS  
 $R_{DS(on)} = 45\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A  
DPAK  
STYLE 2**



Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD20N06HD	DPAK	75 Units/Rail
MTD20N06HD1	DPAK	75 Units/Rail
MTD20N06HDT4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD20N06HD

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	(C <sub>pk</sub> ≥ 2.0) (Note 3.) V <sub>(BR)DSS</sub>	60 –	– 54	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	(C <sub>pk</sub> ≥ 2.0) (Note 3.) V <sub>GS(th)</sub>	2.0 –	– 7.0	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc)	(C <sub>pk</sub> ≥ 2.0) (Note 3.) R <sub>DS(on)</sub>	–	0.035	0.045	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 20 Adc) (I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	1.2 1.1	Vdc
Forward Transconductance (V <sub>DS</sub> = 4.0 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	5.0	6.0	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	607	840	pF
Output Capacitance		C <sub>oss</sub>	–	218	290	
Transfer Capacitance		C <sub>rss</sub>	–	55	110	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	9.2	18	ns
Rise Time		t <sub>r</sub>	–	61.2	122	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	19	38	
Fall Time		t <sub>f</sub>	–	36	72	
Gate Charge (See Figure 7)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	17	24	nC
		Q <sub>1</sub>	–	3.4	–	
		Q <sub>2</sub>	–	7.75	–	
		Q <sub>3</sub>	–	7.46	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (C <sub>pk</sub> ≥ 8.0) (Note 3.)	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.95 0.88	1.0 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	35.7	–	ns
		t <sub>a</sub>	–	24	–	
		t <sub>b</sub>	–	11.7	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.055	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values. C<sub>pk</sub> = Absolute Value of Spec (Spec-AVG/3.516 μA).

# MTD20N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 8) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 6. Capacitance Variation

# MTD20N06HD



**Figure 7. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 8. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 10. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 9. Diode Forward Voltage versus Current**

# MTD20N06HD




Figure 10. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(MAX) - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



# MTD20N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 1.75 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.




Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)

## MTD20N06HD

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 17. Typical Solder Heating Profile

# MTD20N06HDL

Preferred Device

## Power MOSFET 20 Amps, 60 Volts, Logic Level N-Channel DPAK

This advanced Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low-voltage, high-speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits, and inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	20	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	12	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	60	Apk
Total Power Dissipation	$P_D$	40	Watts
Derate above $25^\circ\text{C}$		0.32	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (Note 1.)		1.75	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $I_L = 20\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	EAS	200	mJ
Thermal Resistance	$R_{\theta JC}$	3.13	$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JA}$	100	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	71.4	
Maximum Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



1. When surface mounted to an FR-4 board using the minimum recommended pad size.



ON Semiconductor™

<http://onsemi.com>


**20 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 45\text{ m}\Omega$**




Y = Year  
WW = Work Week  
T = MOSFET

**CASE 369A  
DPAK  
STYLE 2**

### MARKING DIAGRAM



### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD20N06HDL	DPAK	75 Units/Rail
MTD20N06HDL1	DPAK	75 Units/Rail
MTD20N06HDLT4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD20N06HDL

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 25	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 6.0	2.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 4.0 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 10 Adc)	R <sub>DS(on)</sub>	– –	0.045 0.037	0.070 0.045	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 5.0 Vdc) (I <sub>D</sub> = 20 Adc) (I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	0.76 –	1.2 1.1	Vdc
Forward Transconductance (V <sub>DS</sub> = 4.0 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	6.0	12	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	863	1232	pF
Output Capacitance		C <sub>oss</sub>	–	216	300	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	53	73	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn–On Delay Time	(V <sub>DS</sub> = 30 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	11	15	ns
Rise Time		t <sub>r</sub>	–	151	190	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	34	35	
Fall Time		t <sub>f</sub>	–	75	98	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	14.6	22	nC
		Q <sub>1</sub>	–	3.25	–	
		Q <sub>2</sub>	–	7.75	–	
		Q <sub>3</sub>	–	7.0	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.95 0.88	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 20 Adc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	22	–	ns
		t <sub>a</sub>	–	12	–	
		t <sub>b</sub>	–	34	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.049	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperature.

# MTD20N06HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 8) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 10. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MTD20N06HDL




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(MAX) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTD20N06HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{71.4^{\circ}\text{C/W}} = 1.75 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of  $25^{\circ}\text{C}$ , one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

The  $71.4^{\circ}\text{C/W}$  for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.




Figure 16. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTD20P03HDL

Preferred Device

## Power MOSFET 20 Amps, 30 Volts, Logic Level P-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. This energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	30	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current	$I_D$	19	Adc
– Continuous	$I_D$	12	
– Continuous @ $100^\circ\text{C}$	$I_{DM}$	57	Apk
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )			
Total Power Dissipation	$P_D$	75	Watts
Derate above $25^\circ\text{C}$		0.6	$\text{W}/^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (Note 1.)		1.75	
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $I_L = 19\text{ Apk}$ , $L = 1.1\text{ mH}$ , $R_G = 25\ \Omega$ )	EAS	200	mJ
Thermal Resistance	$R_{\theta JC}$	1.67	$^\circ\text{C}/\text{W}$
– Junction-to-Case	$R_{\theta JA}$	100	
– Junction-to-Ambient	$R_{\theta JA}$	71.4	
– Junction-to-Ambient (Note 1.)			
Maximum Lead Temperature for Soldering Purposes, $1/8"$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. When surface mounted to an FR4 board using the minimum recommended pad size.




ON Semiconductor™

<http://onsemi.com>


**20 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 99\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



20P03HL = Device Code  
Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD20P03HDL	DPAK	75 Units/Rail
MTD20P03HDL1	DPAK	75 Units/Rail
MTD20P03HDLT4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD20P03HDL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	(C <sub>pk</sub> ≥ 2.0) (Note 4.) V <sub>(BR)DSS</sub>	30 –	– 15	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	(C <sub>pk</sub> ≥ 2.0) (Note 4.) V <sub>GS(th)</sub>	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 4.0 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 9.5 Adc)	(C <sub>pk</sub> ≥ 2.0) (Note 4.) R <sub>DS(on)</sub>	–	120 90	– 99	mΩ
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5.0 Vdc) (I <sub>D</sub> = 19 Adc) (I <sub>D</sub> = 9.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	0.94 –	2.2 1.9	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 9.5 Adc)	g <sub>FS</sub>	5.0	6.0	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	770	1064	pF
Output Capacitance		C <sub>oss</sub>	–	360	504	
Transfer Capacitance		C <sub>rss</sub>	–	130	182	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 19 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 1.3 Ω)	t <sub>d(on)</sub>	–	18	25.2	ns
Rise Time		t <sub>r</sub>	–	178	246.4	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	21	26.6	
Fall Time		t <sub>f</sub>	–	72	98	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 19 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	15	22.4	nC
		Q <sub>1</sub>	–	3.0	–	
		Q <sub>2</sub>	–	11	–	
		Q <sub>3</sub>	–	8.2	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (C <sub>pk</sub> ≥ 2.0) (Note 4.)	(I <sub>S</sub> = 19 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 19 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	3.1 2.56	3.4 –	Vdc
Reverse Recovery Time (See Figure 15)	(I <sub>S</sub> = 19 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	78	–	ns
		t <sub>a</sub>	–	50	–	
		t <sub>b</sub>	–	28	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.209	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperature.
4. Reflects typical values. C<sub>pk</sub> = Absolute Value of Spec (Spec-AVG/3.516 μA).



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MTD20P03HDL




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(\text{MAX}) - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTD20P03HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{71.4^{\circ}\text{C/W}} = 1.75 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of  $25^{\circ}\text{C}$ , one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

The  $71.4^{\circ}\text{C/W}$  for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

## SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

## SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile



# MTD20P06HDL

Preferred Device

## Power MOSFET 20 Amps, 60 Volts, Logic Level P-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low-voltage, high-speed switching applications in power supplies, converters and PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients.

- Ultra Low  $R_{DS(on)}$ , High-Cell Density, HDTMOS
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Avalanche Energy Specified

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current	$I_D$	15	Adc
– Continuous	$I_D$	9.0	
– Continuous @ $100^\circ\text{C}$	$I_{DM}$	45	Apk
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )			
Total Power Dissipation	$P_D$	72	Watts
Derate above $25^\circ\text{C}$		0.58	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (Note 1.)		1.75	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $I_L = 15\text{ Apk}$ , $L = 2.7\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	300	mJ
Thermal Resistance			$^\circ\text{C/W}$
– Junction-to-Case	$R_{\theta JC}$	1.73	
– Junction-to-Ambient	$R_{\theta JA}$	100	
– Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	71.4	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. When surface mounted to an FR4 board using the minimum recommended pad size.




ON Semiconductor™

<http://onsemi.com>


**20 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 175\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



20P06HL = Device Code  
Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD20P06HDL	DPAK	75 Units/Rail
MTD20P06HDLT4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD20P06HDL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 81.3	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.7 3.9	2.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 7.5 Adc)	R <sub>DS(on)</sub>	–	143	175	mΩ
Drain–Source On–Voltage (V <sub>GS</sub> = 5.0 Vdc) (I <sub>D</sub> = 15 Adc) (I <sub>D</sub> = 7.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	2.3 1.6	3.0 2.0	Vdc
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 7.5 Adc)	g <sub>FS</sub>	9.0	11	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	850	1190	pF
Output Capacitance		C <sub>oss</sub>	–	210	290	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	66	130	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn–On Delay Time	(V <sub>DS</sub> = 30 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	19	38	ns
Rise Time		t <sub>r</sub>	–	175	350	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	41	82	
Fall Time		t <sub>f</sub>	–	68	136	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	20.6	29	nC
		Q <sub>1</sub>	–	3.7	–	
		Q <sub>2</sub>	–	7.6	–	
		Q <sub>3</sub>	–	8.4	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	2.5 1.9	3.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	64	–	ns
		t <sub>a</sub>	–	50	–	
		t <sub>b</sub>	–	14	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.177	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.

# MTD20P06HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MTD20P06HDL




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTD20P06HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{71.4^{\circ}\text{C/W}} = 1.75 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of  $25^{\circ}\text{C}$ , one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

The  $71.4^{\circ}\text{C/W}$  for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 16.




Figure 16. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)




Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 17 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 17. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
  - After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
  - Mechanical stress or shock should not be applied during cooling.
- \* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile

# MTD2955V

## Power MOSFET 12 Amps, 60 Volts P-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	12	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	8.0	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	42	Apk
Total Power Dissipation	$P_D$	60	Watts
Derate above $25^\circ\text{C}$		0.4	W/ $^\circ\text{C}$
Total Power Dissipation @ $25^\circ\text{C}$ (Note 1.)		2.1	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 12\text{ Apk}$ , $L = 3.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	216	mJ
Thermal Resistance			$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JC}$	2.5	
– Junction to Ambient	$R_{\theta JA}$	100	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	71.4	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. When surface mounted to an FR4 board using the minimum recommended pad size.




ON Semiconductor™

<http://onsemi.com>


**12 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 230\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD2955V	DPAK	75 Units/Rail
MTD2955V1	DPAK	75 Units/Rail
MTD2955VT4	DPAK	2500 Tape & Reel

# MTD2955V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60	– 58	–	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	–	–	10 100	μAdc	
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 2.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0	2.8 5.0	4.0	Vdc mV/°C	
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc)	R <sub>DS(on)</sub>	–	0.185	0.230	Ohm	
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 12 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	–	–	2.9 2.5	Vdc	
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc)	g <sub>FS</sub>	3.0	5.0	–	mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	550	770	pF
Output Capacitance		C <sub>oss</sub>	–	200	280	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	50	100	
<b>SWITCHING CHARACTERISTICS (Note 3.)</b>						
Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	15	30	ns
Rise Time		t <sub>r</sub>	–	50	100	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	24	50	
Fall Time		t <sub>f</sub>	–	39	80	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	19	30	nC
		Q <sub>1</sub>	–	4.0	–	
		Q <sub>2</sub>	–	9.0	–	
		Q <sub>3</sub>	–	7.0	–	
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>						
Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	–	1.8 1.5	3.0	Vdc
Reverse Recovery Time		(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	115	–
	t <sub>a</sub>		–	90	–	
	t <sub>b</sub>		–	25	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.53	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH	

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

4. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTD2955V




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTD2955V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform




**INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE**

**RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**POWER DISSIPATION FOR A SURFACE MOUNT DEVICE**


The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{175^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 2.1 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.1 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.



**Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)**


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile

# MTD3055V

Preferred Device

## Power MOSFET 12 Amps, 60 Volts N-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	12	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	7.3	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	37	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	48	Watts
Derate above $25^\circ\text{C}$		0.32	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ , when mounted to minimum recommended pad size		1.75	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 12\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	72	mJ
Thermal Resistance			$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JC}$	3.13	
– Junction to Ambient	$R_{\theta JA}$	100	
– Junction to Ambient, when mounted to minimum recommended pad size	$R_{\theta JA}$	71.4	
Maximum Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**12 AMPERES  
60 VOLTS  
 $R_{DS(on)} = 150\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A  
DPAK  
STYLE 2**



Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD3055V	DPAK	75 Units/Rail
MTD3055V1	DPAK	75 Units/Rail
MTD3055VT4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD3055V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 65	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.7 5.4	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc)	R <sub>DS(on)</sub>	–	0.10	0.15	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 12 Adc) (I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.3 –	2.2 1.9	Vdc
Forward Transconductance (V <sub>DS</sub> = 7.0 Vdc, I <sub>D</sub> = 6.0 Adc)	g <sub>FS</sub>	4.0	5.0	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	410	500	pF
Output Capacitance		C <sub>oss</sub>	–	130	180	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	25	50	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	7.0	10	ns
Rise Time		t <sub>r</sub>	–	34	60	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	17	30	
Fall Time		t <sub>f</sub>	–	18	50	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	12.2	17	nC
		Q <sub>1</sub>	–	3.2	–	
		Q <sub>2</sub>	–	5.2	–	
		Q <sub>3</sub>	–	5.5	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.0 0.91	1.6 –	Vdc
Reverse Recovery Time (See Figure 15)	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	56	–	ns
		t <sub>a</sub>	–	40	–	
		t <sub>b</sub>	–	16	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.128	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTD3055V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

**POWER MOSFET SWITCHING**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:


$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




**Figure 7. Capacitance Variation**

# MTD3055V




**Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed  $10 \mu\text{s}$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



# MTD3055V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{175^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 2.1 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.1 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.




Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 15. Typical Solder Heating Profile

# MTD3055VL

Preferred Device

## Power MOSFET 12 Amps, 60 Volts N-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage – Continuous – Single Pulse ( $t_p \leq 50\text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 15$ $\pm 20$	Vdc Vpk
Drain Current – Continuous @ $25^\circ\text{C}$ – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	12 8.0 42	Adc Adc Apk
Total Power Dissipation @ $25^\circ\text{C}$ Derate above $25^\circ\text{C}$ Total Power Dissipation @ $T_A = 25^\circ\text{C}$ , when mounted to minimum recommended pad size	$P_D$	48 0.32 1.75	Watts W/ $^\circ\text{C}$ Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $I_L = 12\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	72	mJ
Thermal Resistance – Junction to Case – Junction to Ambient – Junction to Ambient, when mounted to minimum recommended pad size	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	3.13 100 71.4	$^\circ\text{C/W}$
Maximum Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


12 AMPERES

60 VOLTS

$R_{DS(on)} = 180\text{ m}\Omega$



### MARKING DIAGRAMS & PIN ASSIGNMENTS



### ORDERING INFORMATION

Device	Package	Shipping
MTD3055VL	DPAK	75 Units/Rail
MTD3055VL1	DPAK (Straight Lead)	75 Units/Rail
MTD3055VLT4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD3055VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 62	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.6 3.0	2.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 6.0 Adc)	R <sub>DS(on)</sub>	–	0.12	0.18	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 5.0 Vdc) (I <sub>D</sub> = 12 Adc) (I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.6 –	2.6 2.5	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 6.0 Adc)	g <sub>FS</sub>	5.0	8.8	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	410	570	pF
Output Capacitance		C <sub>oss</sub>	–	114	160	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	21	40	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	9.0	20	ns
Rise Time		t <sub>r</sub>	–	85	190	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	14	30	
Fall Time		t <sub>f</sub>	–	43	90	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 5 Vdc)	Q <sub>T</sub>	–	8.1	10	nC
		Q <sub>1</sub>	–	1.8	–	
		Q <sub>2</sub>	–	4.2	–	
		Q <sub>3</sub>	–	3.8	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	0.97 0.86	1.3 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	55.7	–	ns
		t <sub>a</sub>	–	37	–	
		t <sub>b</sub>	–	18.7	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.116	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTD3055VL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

**POWER MOSFET SWITCHING**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:


$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



**Figure 7. Capacitance Variation**



## MTD3055VL




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance-General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTD3055VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE**

**RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**POWER DISSIPATION FOR A SURFACE MOUNT DEVICE**


The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{71.4^{\circ}\text{C/W}} = 2.1 \text{ Watts}$$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of  $25^{\circ}\text{C}$ , one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

The  $71.4^{\circ}\text{C/W}$  for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.1 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.



**Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)**


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 17. Typical Solder Heating Profile

# MTD3302

## Advance Information

### Power MOSFET 18 Amps, 30 Volts N-Channel DPAK

This Power MOSFET is capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. These devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Characterized Over a Wide Range of Power Ratings
- Ultralow  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life in Portable Applications
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Avalanche Energy Specified

#### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise specified)


Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
Gate-to-Source Operating Voltage	$V_{GS}$	$\pm 16$	Vdc
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $L = 20\text{ mH}$ , $I_L(pk) = 10\text{ A}$ , $V_{DS} = 30\text{ Vdc}$ )	$E_{AS}$	1000	mJ




ON Semiconductor™

<http://onsemi.com>


**18 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 10\text{ m}\Omega$**



#### MARKING DIAGRAM




CASE 369A  
DPAK  
STYLE 2



Y = Year  
WW = Work Week  
T = MOSFET

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

Device	Package	Shipping
MTD3302	DPAK	75 Units/Rail
MTD3302T4	DPAK	2500 Tape & Reel

This document contains information on a new product. Specifications and information herein are subject to change without notice.

# MTD3302

## POWER RATINGS (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter		Symbol	Value	Unit
Drain Current – Continuous @ T <sub>A</sub> = 25°C – Continuous @ T <sub>A</sub> = 100°C – Single Pulse (tp ≤ 10 μs)	Mounted on heat sink T <sub>case</sub> = 25°C	I <sub>D</sub>	30	Adc
		I <sub>D</sub>	30	Adc
		I <sub>DM</sub>	90	Adc
Total Power Dissipation @ T <sub>A</sub> = 25°C Linear Derating Factor	V <sub>GS</sub> = 10 Vdc	P <sub>D</sub>	96	Watts
			769	mW/°C
Thermal Resistance – Junction-to-Case	Steady State	R <sub>θJC</sub>	1.3	°C/W
Continuous Source Current (Diode Conduction)		I <sub>S</sub>	30	Adc

Parameter		Symbol	Value	Unit
Drain Current – Continuous @ T <sub>A</sub> = 25°C – Continuous @ T <sub>A</sub> = 100°C – Single Pulse (tp ≤ 10 μs)	Mounted on 1 inch square FR-4 or G10 board	I <sub>D</sub>	18.3	Adc
		I <sub>D</sub>	11.2	Adc
		I <sub>DM</sub>	60	Adc
Total Power Dissipation @ T <sub>A</sub> = 25°C Linear Derating Factor	V <sub>GS</sub> = 10 Vdc	P <sub>D</sub>	5.0	Watts
			40	mW/°C
Thermal Resistance – Junction-to-Ambient	t ≤ 10 seconds	R <sub>θJA</sub>	25	°C/W
Continuous Source Current (Diode Conduction)		I <sub>S</sub>	6.4	Adc

Parameter		Symbol	Value	Unit
Drain Current – Continuous @ T <sub>A</sub> = 25°C – Continuous @ T <sub>A</sub> = 100°C – Single Pulse (tp ≤ 10 μs)	Mounted on 1 inch square FR-4 or G10 board	I <sub>D</sub>	11.2	Adc
		I <sub>D</sub>	8.6	Adc
		I <sub>DM</sub>	40	Adc
Total Power Dissipation @ T <sub>A</sub> = 25°C Linear Derating Factor	V <sub>GS</sub> = 10 Vdc	P <sub>D</sub>	1.9	Watts
			15	mW/°C
Thermal Resistance – Junction-to-Ambient	Steady State	R <sub>θJA</sub>	67	°C/W
Continuous Source Current (Diode Conduction)		I <sub>S</sub>	2.5	Adc

Parameter		Symbol	Value	Unit
Drain Current – Continuous @ T <sub>A</sub> = 25°C – Continuous @ T <sub>A</sub> = 100°C – Single Pulse (tp ≤ 10 μs)	Mounted on minimum recommended FR-4 or G10 board	I <sub>D</sub>	8.3	Adc
		I <sub>D</sub>	5.2	Adc
		I <sub>DM</sub>	30	Adc
Total Power Dissipation @ T <sub>A</sub> = 25°C Linear Derating Factor	V <sub>GS</sub> = 10 Vdc	P <sub>D</sub>	1.0	Watts
			8.3	mW/°C
Thermal Resistance – Junction-to-Ambient	Steady State	R <sub>θJA</sub>	120	°C/W
Continuous Source Current (Diode Conduction)		I <sub>S</sub>	1.4	Adc

# MTD3302

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise specified)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	33 23	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	0.005 0.5	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	2	±100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.9 4.6	– –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.0 Adc)	R <sub>DS(on)</sub>	– –	8.9 13	10 16	mΩ
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	12	19	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1760	–	pF
Output Capacitance		C <sub>oss</sub>	–	610	–	
Transfer Capacitance		C <sub>rss</sub>	–	185	–	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	10	20	ns
Rise Time		t <sub>r</sub>	–	30	60	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	65	130	
Fall Time		t <sub>f</sub>	–	58	110	
Turn-On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 1.0 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(on)</sub>	–	20	40	ns
Rise Time		t <sub>r</sub>	–	86	170	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	44	80	
Fall Time		t <sub>f</sub>	–	48	90	
Gate Charge	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	47	60	nC
		Q <sub>1</sub>	–	4.8	–	
		Q <sub>2</sub>	–	16.7	–	
		Q <sub>3</sub>	–	11.2	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 1.)	(I <sub>S</sub> = 2.3 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 2.3 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.87 0.72	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 2.3 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	41	–	ns
		t <sub>a</sub>	–	21	–	
		t <sub>b</sub>	–	20	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.047	–	μC

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperatures.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-To-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MTD3302




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response – Various Duty Cycles




Figure 15. Thermal Response – Various Mounting/Measurement Conditions




Figure 16. Single Pulse Power





Figure 17. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 1.75 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. Note that these values may vary depending on the device type. Consult the maximum ratings table on the data sheet to find the actual  $P_D$  and  $R_{\theta JA}$  values for a particular device. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 18.




Figure 18. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)


Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

**SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.



**Figure 19. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages**

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 20 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 20. Typical Solder Heating Profile



# MTD4N20E

Preferred Device

## Power MOSFET 4 Amps, 200 Volts N-Channel DPAK

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition this advanced high voltage MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	200	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	200	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 40$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	4.0	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	2.6	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	12	Apk
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	40	Watts
Derate above $25^\circ\text{C}$		0.32	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ , when mounted to minimum recommended pad size		1.75	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 80\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 4.0\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	80	mJ
Thermal Resistance			$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JC}$	3.13	
– Junction to Ambient	$R_{\theta JA}$	100	
– Junction to Ambient, when mounted to minimum recommended pad size	$R_{\theta JA}$	71.4	
Maximum Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**4 AMPERES**  
**200 VOLTS**  
 **$R_{DS(on)} = 1.2\text{ }\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



4N20E = Device Code  
Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD4N20E	DPAK	75 Units/Rail
MTD4N20E1	DPAK	75 Units/Rail
MTD4N20ET4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD4N20E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	200 –	– 263	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	3.0 7.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc)	R <sub>DS(on)</sub>	–	0.98	1.2	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 4.0 Adc) (I <sub>D</sub> = 2.0 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	3.5 –	5.8 5.0	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 2.0 Adc)	g <sub>FS</sub>	1.5	2.1	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	311	430	pF
Output Capacitance		C <sub>oss</sub>	–	66	80	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	11	20	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 100 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	10	17	ns
Rise Time		t <sub>r</sub>	–	4.0	26	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	15	29	
Fall Time		t <sub>f</sub>	–	6.0	18	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 160 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	9.2	14	nC
		Q <sub>1</sub>	–	2.4	–	
		Q <sub>2</sub>	–	4.1	–	
		Q <sub>3</sub>	–	5.6	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 4.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 4.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.92 0.82	–	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 4.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	123	–	ns
		t <sub>a</sub>	–	82	–	
		t <sub>b</sub>	–	41	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.58	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTD4N20E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTD4N20E




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .


A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.


Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTD4N20E


## SAFE OPERATING AREA




**Figure 11. Maximum Rated Forward Biased Safe Operating Area**



**Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature**



**Figure 13. Thermal Response**




**Figure 14. Diode Reverse Recovery Waveform**

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 1.75 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.




Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)

## MTD4N20E

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.



TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 17. Typical Solder Heating Profile

# MTD5P06V

Preferred Device

## Power MOSFET 5 Amps, 60 Volts P-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	5	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	4	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	18	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	40	Watts
Derate above $25^\circ\text{C}$		0.27	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)		2.1	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 5\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	125	mJ
Thermal Resistance			$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JC}$	3.75	
– Junction to Ambient	$R_{\theta JA}$	100	
– Junction to Ambient (Note 1.)	$R_{\theta JA}$	71.4	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. When surface mounted to an FR4 board using the minimum recommended pad size.




ON Semiconductor™

<http://onsemi.com>


**5 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 450\text{ m}\Omega$**



### MARKING DIAGRAM




Y = Year  
WW = Work Week  
T = MOSFET



**CASE 369A**  
**DPAK**  
**STYLE 2**

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD5P06V	DPAK	75 Units/Rail
MTD5P06V1	DPAK	75 Units/Rail
MTD5P06VT4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD5P06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 61.2	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.8 4.7	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.5 Adc)	R <sub>DS(on)</sub>	–	0.34	0.45	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 5 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	– –	2.7 2.6	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 2.5 Adc)	g <sub>FS</sub>	1.5	3.6	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	367	510	pF
Output Capacitance		C <sub>oss</sub>	–	140	200	
Transfer Capacitance		C <sub>rss</sub>	–	29	60	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 5 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	11	20	ns
Rise Time		t <sub>r</sub>	–	26	50	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	17	30	
Fall Time		t <sub>f</sub>	–	19	40	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 5 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	12	20	nC
		Q <sub>1</sub>	–	3.0	–	
		Q <sub>2</sub>	–	5.0	–	
		Q <sub>3</sub>	–	5.0	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 5 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 5 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.72 1.34	3.5 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 5 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	97	–	ns
		t <sub>a</sub>	–	73	–	
		t <sub>b</sub>	–	24	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.42	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.

# MTD5P06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTD5P06V




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTD5P06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{175^{\circ}\text{C} - 25^{\circ}\text{C}}{71.4^{\circ}\text{C/W}} = 2.1 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.1 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.




Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)



## MTD5P06V

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 17. Typical Solder Heating Profile

# MTD6N20E

Preferred Device

## Power MOSFET 6 Amps, 200 Volts N-Channel DPAK

This advanced Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	200	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	200	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 40$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current	$I_D$	6.0	Adc
– Continuous	$I_D$	3.8	
– Continuous @ $100^\circ\text{C}$	$I_{DM}$	18	Apk
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )			
Total Power Dissipation	$P_D$	50	Watts
Derate above $25^\circ\text{C}$		0.4	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ , when mounted to minimum recommended pad size		1.75	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 80\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 6.0\text{ Apk}$ , $L = 3.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	54	mJ
Thermal Resistance	$R_{\theta JC}$	2.50	$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JA}$	100	
– Junction to Ambient	$R_{\theta JA}$	71.4	
– Junction to Ambient, when mounted to minimum recommended pad size			
Maximum Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**6 AMPERES**  
**200 VOLTS**  
 **$R_{DS(on)} = 700\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD6N20E	DPAK	75 Units/Rail
MTD6N20E1	DPAK	75 Units/Rail
MTD6N20ET4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD6N20E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	200 –	– 689	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	3.0 7.1	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc)	R <sub>DS(on)</sub>	–	0.46	0.700	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 6.0 Adc) (I <sub>D</sub> = 3.0 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	2.9 –	5.0 4.4	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 3.0 Adc)	g <sub>FS</sub>	1.5	–	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	342	480	pF
Output Capacitance		C <sub>oss</sub>	–	92	130	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	27	55	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 100 Vdc, I <sub>D</sub> = 6.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	8.8	17.6	ns
Rise Time		t <sub>r</sub>	–	29	58	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	22	44	
Fall Time		t <sub>f</sub>	–	20	40.8	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 160 Vdc, I <sub>D</sub> = 6.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	13.7	21	nC
		Q <sub>1</sub>	–	2.7	–	
		Q <sub>2</sub>	–	7.1	–	
		Q <sub>3</sub>	–	5.9	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 6.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 6.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.99 0.9	1.2 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 6.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	138	–	ns
		t <sub>a</sub>	–	93	–	
		t <sub>b</sub>	–	45	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.74	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTD6N20E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{GSP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTD6N20E




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTD6N20E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform




INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 1.75 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.




Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)

## MTD6N20E

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 17. Typical Solder Heating Profile

# MTD6P10E

Preferred Device

## Power MOSFET 6 Amps, 100 Volts P-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	100	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	100	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current	$I_D$	6.0	Adc
– Continuous	$I_D$	3.9	
– Continuous @ $100^\circ\text{C}$	$I_{DM}$	18	Apk
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )			
Total Power Dissipation	$P_D$	50	Watts
Derate above $25^\circ\text{C}$		0.4	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ , when mounted to minimum recommended pad size		1.75	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 6.0\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	180	mJ
Thermal Resistance	$R_{\theta JC}$	2.50	$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JA}$	100	
– Junction to Ambient	$R_{\theta JA}$	71.4	
– Junction to Ambient, when mounted to minimum recommended pad size			
Maximum Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**6 AMPERES**  
**100 VOLTS**  
 **$R_{DS(on)} = 660\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



Y = Year  
WW = Work Week  
T = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD6P10E	DPAK	75 Units/Rail
MTD6P10ET4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD6P10E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	100 –	– 124	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.9 4.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc)	R <sub>DS(on)</sub>	–	0.56	0.66	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 6.0 Adc) (I <sub>D</sub> = 3.0 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	3.6 –	4.8 4.2	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 3.0 Adc)	g <sub>FS</sub>	1.5	3.0	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	550	840	pF
Output Capacitance		C <sub>oss</sub>	–	154	240	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	27	56	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 50 Vdc, I <sub>D</sub> = 6.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	12	25	ns
Rise Time		t <sub>r</sub>	–	29	60	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	18	40	
Fall Time		t <sub>f</sub>	–	9	20	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 80 Vdc, I <sub>D</sub> = 6.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	15.3	22	nC
		Q <sub>1</sub>	–	4.1	–	
		Q <sub>2</sub>	–	7.1	–	
		Q <sub>3</sub>	–	6.8	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 6.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 6.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.8 1.5	5.0 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 6.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	112	–	ns
		t <sub>a</sub>	–	92	–	
		t <sub>b</sub>	–	20	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.603	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTD6P10E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

# MTD6P10E




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



# MTD6P10E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



POWER DISSIPATION FOR A SURFACE MOUNT DEVICE

The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 1.75 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.




Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)

## MTD6P10E

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 17. Typical Solder Heating Profile

# MTD9N10E

Preferred Device

## Power MOSFET 9 Amps, 100 Volts N-Channel DPAK

This advanced Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Replaces MTD6N10

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	100	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	100	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 30$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	9.0	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	5.0	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	27	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	40	Watts
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ , when mounted to minimum recommended pad size		0.32 1.75	W/ $^\circ\text{C}$ Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 9.0\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	40	mJ
Thermal Resistance	$R_{\theta JC}$	3.13	$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JA}$	100	
– Junction to Ambient	$R_{\theta JA}$	71.4	
– Junction to Ambient, when mounted to minimum recommended pad size			
Maximum Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**9 AMPERES**  
**100 VOLTS**  
 **$R_{DS(on)} = 250\text{ m}\Omega$**



### MARKING DIAGRAM




**CASE 369A**  
**DPAK**  
**STYLE 2**



Y = Year  
WW = Work Week  
T9 = MOSFET

### PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping
MTD9N10E	DPAK	75 Units/Rail
MTD9N10E1	DPAK	75 Units/Rail
MTD9N10ET4	DPAK	2500 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTD9N10E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	100 –	– 103	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	– 6.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 4.5 Adc)	R <sub>DS(on)</sub>	–	0.17	0.25	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 9.0 Adc) (I <sub>D</sub> = 4.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	2.43 2.40	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 4.5 Adc)	g <sub>FS</sub>	4.0	–	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	610	1200	pF
Output Capacitance		C <sub>oss</sub>	–	176	400	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	14	30	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 50 Vdc, I <sub>D</sub> = 9.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	8.8	20	ns
Rise Time		t <sub>r</sub>	–	28	60	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	16	30	
Fall Time		t <sub>f</sub>	–	4.8	10	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 80 Vdc, I <sub>D</sub> = 9.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	14	21	nC
		Q <sub>1</sub>	–	5.2	–	
		Q <sub>2</sub>	–	3.2	–	
		Q <sub>3</sub>	–	6.6	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 9.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 9.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.98 0.9	1.8 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 9.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	91	–	ns
		t <sub>a</sub>	–	71	–	
		t <sub>b</sub>	–	20	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.4	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTD9N10E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation



# MTD9N10E




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTD9N10E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE**

**RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



**POWER DISSIPATION FOR A SURFACE MOUNT DEVICE**


The power dissipation for a surface mount device is a function of the drain pad size. These can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device. For a DPAK device,  $P_D$  is calculated as follows.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{71.4^\circ\text{C/W}} = 1.75 \text{ Watts}$$

The 71.4°C/W for the DPAK package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.75 Watts. There are other alternatives to achieving higher power dissipation from the surface mount packages. One is to increase the area of the drain pad. By increasing the area of the drain pad, the power dissipation can be increased. Although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. For example, a graph of  $R_{\theta JA}$  versus drain pad area is shown in Figure 15.



**Figure 15. Thermal Resistance versus Drain Pad Area for the DPAK Package (Typical)**

## MTD9N10E

Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core

board, the power dissipation can be doubled using the same footprint.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 16 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 16. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

\* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 17 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 17. Typical Solder Heating Profile

# MTDF1N02HD

Preferred Device

## Power MOSFET 1 Amp, 20 Volts N-Channel Micro8™, Dual

These Power MOSFET devices are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. Micro8 devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.



- Miniature Micro8 Surface Mount Package – Saves Board Space
- Extremely Low Profile (<1.1 mm) for thin applications such as PCMCIA cards
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided



ON Semiconductor™


<http://onsemi.com>

**1 AMPERE  
20 VOLTS  
RDS(on) = 120 mΩ**




Micro8, Dual  
CASE 846A  
STYLE 2

### MARKING DIAGRAM



WW = Date Code

### PIN ASSIGNMENT



Top View

### ORDERING INFORMATION

Device	Package	Shipping
MTDF1N02HDR2	Micro8	4000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTDF1N02HD

## MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating		Symbol	Typical	Max	Unit
Drain-to-Source Voltage		$V_{DSS}$	–	20	V
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )		$V_{DGR}$	–	20	V
Gate-to-Source Voltage – Continuous		$V_{GS}$	–	$\pm 8.0$	V
1" SQ. FR-4 or G-10 PCB Figure 1 below	Thermal Resistance – Junction to Ambient	$R_{THJA}$	80	100	$^\circ\text{C/W}$
	Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	–	1.25	Watts
	Linear Derating Factor	–	–	10	$\text{mW}/^\circ\text{C}$
	Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	–	2.8	A
1 die operating Steady State	Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	–	2.3	A
	Pulsed Drain Current (Note 1.)	$I_{DM}$	–	23	A
Minimum FR-4 or G-10 PCB Figure 2 below	Thermal Resistance – Junction to Ambient	$R_{THJA}$	160	200	$^\circ\text{C/W}$
	Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	–	0.63	Watts
	Linear Derating Factor	–	–	5.0	$\text{mW}/^\circ\text{C}$
	Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	–	1.7	A
1 die operating Steady State	Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	–	1.6	A
	Pulsed Drain Current (Note 1.)	$I_{DM}$	–	16	A
Minimum FR-4 or G-10 PCB Figure 2 below	Thermal Resistance – Junction to Ambient	$R_{THJA}$	240	300	$^\circ\text{C/W}$
	Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	–	0.42	Watts
	Linear Derating Factor	–	–	3.33	$\text{mW}/^\circ\text{C}$
	Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	–	1.6	A
2 die operating Steady State	Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	–	1.3	A
	Pulsed Drain Current (Note 1.)	$I_{DM}$	–	13	A
Operating and Storage Temperature Range		$T_J, T_{stg}$	–	– 55 to 150	$^\circ\text{C}$

1. Repetitive rating; pulse width limited by maximum junction temperature.




Figure 1. 1" Square FR-4 or G-10 PCB




Figure 2. Minimum FR-4 or G-10 PCB

# MTDF1N02HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 2. & 4.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– 5.0	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 8.0 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (C <sub>pk</sub> ≥ 2.0) (Note 4.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	0.7 –	0.9 2.5	1.1 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (C <sub>pk</sub> ≥ 2.0) (Note 4.) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.7 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 0.85 Adc)	R <sub>DS(on)</sub>	– –	99 133	120 160	mΩ
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 0.85 Adc)	g <sub>FS</sub>	2.0	–	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	145	–	pF
Output Capacitance		C <sub>oss</sub>	–	90	–	
Transfer Capacitance		C <sub>rss</sub>	–	38	–	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 1.7 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6 Ω) (Note 2.)	t <sub>d(on)</sub>	–	8.0	–	ns
Rise Time		t <sub>r</sub>	–	27	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	23	–	
Fall Time		t <sub>f</sub>	–	34	–	
Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 0.85 Adc, V <sub>GS</sub> = 2.7 Vdc, R <sub>G</sub> = 6 Ω) (Note 2.)	t <sub>d(on)</sub>	–	16	–	ns
Rise Time		t <sub>r</sub>	–	79	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	24	–	
Fall Time		t <sub>f</sub>	–	31	–	
Gate Charge	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 1.7 Adc, V <sub>GS</sub> = 4.5 Vdc)	Q <sub>T</sub>	–	3.9	5.5	nC
		Q <sub>1</sub>	–	0.4	–	
		Q <sub>2</sub>	–	1.7	–	
		Q <sub>3</sub>	–	1.5	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc) (Note 2.) (I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.84 0.71	1.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 2.)	t <sub>rr</sub>	–	29	–	ns
		t <sub>a</sub>	–	14	–	
		t <sub>b</sub>	–	15	–	
Reverse Recovery Storage Charge		Q <sub>R</sub>	–	0.018	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

4. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$



# MTDF1N02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Region Characteristics




Figure 4. Transfer Characteristics




Figure 5. On-Resistance versus Gate-to-Source Voltage




Figure 6. On-Resistance versus Drain Current and Gate Voltage




Figure 7. On-Resistance Variation with Temperature




Figure 8. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 9. Capacitance Variation

# MTDF1N02HD



**Figure 10. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 11. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 13. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 12. Diode Forward Voltage versus Current**

# MTDF1N02HD




Figure 13. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curve (Figure 14) defines the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .




Figure 14. Maximum Rated Forward Biased Safe Operating Area

# MTDF1N02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 15. Thermal Response





Figure 16. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE Micro8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**Micro8 POWER DISSIPATION**

The power dissipation of the Micro8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the Micro8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 0.63 Watts.

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{200^{\circ}\text{C/W}} = 0.63 \text{ Watts}$$

The 200°C/W for the Micro8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 0.63 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 17. Typical Solder Heating Profile

# MTDF1N02HD

## TAPE & REEL INFORMATION


Micro8

Dimensions are shown in millimeters (inches)



**NOTES:**

- 1. CONFORMS TO EIA-481-1.
- 2. CONTROLLING DIMENSION: MILLIMETER.



**NOTES:**

- 1. CONFORMS TO EIA-481-1.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. INCLUDES FLANGE DISTORTION AT OUTER EDGE.
- 4. DIMENSION MEASURED AT INNER HUB.



# MTDF1N03HD

Preferred Device

## Power MOSFET 1 Amp, 30 Volts N-Channel Micro8™, Dual

These Power MOSFET devices are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. Micro8 devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.



- Miniature Micro8 Surface Mount Package – Saves Board Space
- Extremely Low Profile (<1.1mm) for thin applications such as PCMCIA cards
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided



**ON Semiconductor™**


<http://onsemi.com>

**1 AMPERE  
30 VOLTS  
RDS(on) = 120 mΩ**




Micro8, Dual  
CASE 846A  
STYLE 2

### MARKING DIAGRAM



WW = Date Code

### PIN ASSIGNMENT



Top View

### ORDERING INFORMATION

Device	Package	Shipping
MTDF1N03HDR2	Micro8	4000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTDF1N03HD

## MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Negative sign for P-Channel devices omitted for clarity

Rating		Symbol	Max	Unit
Drain-to-Source Voltage		$V_{DSS}$	30	V
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )		$V_{DGR}$	30	V
Gate-to-Source Voltage – Continuous		$V_{GS}$	$\pm 20$	V
1" SQ. FR-4 or G-10 PCB Figure 1 below  Steady State	Thermal Resistance – Junction to Ambient	$R_{THJA}$	100	$^\circ\text{C/W}$
	Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.25	Watts
	Linear Derating Factor		10	$\text{mW}/^\circ\text{C}$
	Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	2.8	A
	Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	2.2	A
	Pulsed Drain Current (Note 1.)	$I_{DM}$	23	A
Minimum FR-4 or G-10 PCB Figure 2 below  1 die operating Steady State	Thermal Resistance – Junction to Ambient	$R_{THJA}$	200	$^\circ\text{C/W}$
	Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.63	Watts
	Linear Derating Factor		5.0	$\text{mW}/^\circ\text{C}$
	Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	2.0	A
	Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	1.6	A
	Pulsed Drain Current (Note 1.)	$I_{DM}$	16	A
Minimum FR-4 or G-10 PCB Figure 2 below  2 die operating Steady State	Thermal Resistance – Junction to Ambient	$R_{THJA}$	300	$^\circ\text{C/W}$
	Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.42	Watts
	Linear Derating Factor		3.33	$\text{mW}/^\circ\text{C}$
	Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	1.6	A
	Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	1.3	A
	Pulsed Drain Current (Note 1.)	$I_{DM}$	13	A
Operating and Storage Temperature Range		$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 30\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 2.4\text{ Apk}$ , $L = 69\text{ mH}$ , $R_G = 25\ \Omega$ )		$E_{AS}$	200	mJ

1. Repetitive rating; pulse width limited by maximum junction temperature.




Figure 1. 1" Square FR-4 or G-10 PCB




Figure 2. Minimum FR-4 or G-10 PCB

# MTDF1N03HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 2. & 4.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 29	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (C <sub>pk</sub> ≥ 2.0) (Note 4.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.6 3.7	– –	Vdc mV/°C
Static Drain-to-Source On-Resistance (C <sub>pk</sub> ≥ 2.0) (Note 4.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.7 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 0.85 Adc)	R <sub>DS(on)</sub>	– –	96 135	120 160	mΩ
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 0.85 Adc) (Note 2.)	g <sub>FS</sub>	1.0	2.0	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	140	–	pF
Output Capacitance		C <sub>oss</sub>	–	70	–	
Transfer Capacitance		C <sub>rss</sub>	–	30	–	

## SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 1.7 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6 Ω) (Note 2.)	t <sub>d(on)</sub>	–	7.5	–	ns
Rise Time		t <sub>r</sub>	–	10	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	22	–	
Fall Time		t <sub>f</sub>	–	18	–	
Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 0.85 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6 Ω) (Note 2.)	t <sub>d(on)</sub>	–	7.0	–	ns
Rise Time		t <sub>r</sub>	–	8.2	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	22	–	
Fall Time		t <sub>f</sub>	–	14.5	–	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 1.7 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	5.0	7.0	nC
		Q <sub>1</sub>	–	0.5	–	
		Q <sub>2</sub>	–	1.65	–	
		Q <sub>3</sub>	–	1.3	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc) (Note 2.) (I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.84 0.7	1.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 1.7 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 2.)	t <sub>rr</sub>	–	20	–	ns
		t <sub>a</sub>	–	12	–	
		t <sub>b</sub>	–	8.0	–	
Reverse Recovery Storage Charge		Q <sub>R</sub>	–	0.012	–	μC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.
- Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTDF1N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Region Characteristics




Figure 4. Transfer Characteristics




Figure 5. On-Resistance versus Gate-to-Source Voltage




Figure 6. On-Resistance versus Drain Current and Gate Voltage




Figure 7. On-Resistance Variation with Temperature




Figure 8. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 11) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 9. Capacitance Variation

# MTDF1N03HD



**Figure 10. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 11. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 13. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 12. Diode Forward Voltage versus Current**

# MTDF1N03HD




Figure 13. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curve (Figure 14) defines the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 15). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 14. Maximum Rated Forward Biased Safe Operating Area




Figure 15. Maximum Avalanche Energy versus Starting Junction Temperature

# MTDF1N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 16. Thermal Response




Figure 17. Diode Reverse Recovery Waveform




**INFORMATION FOR USING THE Micro8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**Micro8 POWER DISSIPATION**

The power dissipation of the Micro8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the Micro8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 0.63 Watts.

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{200^{\circ}\text{C/W}} = 0.63 \text{ Watts}$$

The 200°C/W for the Micro8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 0.63 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MTDF1N03HD

## TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 18. Typical Solder Heating Profile

# MTDF1N03HD

## TAPE & REEL INFORMATION


### Micro8

Dimensions are shown in millimeters (inches)



#### NOTES:

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.



#### NOTES:

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.
3. INCLUDES FLANGE DISTORTION AT OUTER EDGE.
4. DIMENSION MEASURED AT INNER HUB.

# MTDF2N06HD

Preferred Device

## Power MOSFET 2 Amps, 60 Volts N-Channel Micro8™, Dual

Micro8 devices are an advanced series of Power MOSFETs that contain monolithic back-to-back zener diodes. These zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives.

- Ultra Low  $R_{DS(on)}$  Provides Higher Efficiency and Extends Battery Life
- Miniature Micro8 Surface Mount Package – Saves Board Space
- Diode is Characterized for Use in Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- $I_{DSS}$  Specified at Elevated Temperature
- Mounting Information for Micro8 Package Provided

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Max	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Continuous Drain Current @ $T_A = 25^\circ\text{C}$ (Note 1.) Pulsed Drain Current (Note 2.)	$I_D$ $I_{DM}$	1.5 12	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1.)	$P_D$	1.25	W
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Continuous Source Current (Diode Conduction) (Note 3.)	$I_S$	0.9	Adc

### THERMAL RESISTANCE

Parameter	Symbol	Max	Unit
Junction-to-Ambient (Note 1.)	$R_{\theta JA}$	100	$^\circ\text{C/W}$


1. When mounted on 1" square FR-4 or G-10 board ( $V_{GS} = 10\text{ V}$ , @ 10 Seconds)
2. Repetitive rating; pulse width limited by maximum junction temperature.
3. When mounted on FR-4 board,  $t \leq 10$  seconds




ON Semiconductor™

<http://onsemi.com>


**2 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 220\text{ m}\Omega$**



### MARKING DIAGRAM




Micro8, Dual  
CASE 846A  
STYLE 2



WW = Date Code

### PIN ASSIGNMENT



Top View

### ORDERING INFORMATION

Device	Package	Shipping
MTDF2N06HDR2	Micro8	4000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTDF2N06HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) (Cpk ≥ 2.0) (Notes 4. & 6.)	V <sub>(BR)DSS</sub>	60	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 4.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) (Cpk ≥ 2.0) (Notes 4. & 6.)	V <sub>GS(th)</sub>	1.0	1.6	3.0	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.5 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 0.75 Adc) (Cpk ≥ 2.0) (Notes 4. & 6.)	R <sub>DS(on)</sub>	–	180 220	220 260	mΩ
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 1.0 Adc) (Note 4.)	g <sub>FS</sub>	0.5	2.5	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 V, f = 1.0 MHz)	C <sub>iss</sub>	–	140	200	pF
Output Capacitance		C <sub>oss</sub>	–	40	60	
Transfer Capacitance		C <sub>rss</sub>	–	12	18	

### SWITCHING CHARACTERISTICS (Note 5.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 1.5 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 4.)	t <sub>d(on)</sub>	–	7.5	15	ns
Rise Time		t <sub>r</sub>	–	8.0	16	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	25	50	
Fall Time		t <sub>f</sub>	–	14.5	29	
Gate Charge (See Figure 8)	(V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.5 Adc, V <sub>DD</sub> = 30 Vdc) (Note 4.)	Q <sub>T</sub>	–	18	26	nC
		Q <sub>1</sub>	–	3.1	–	
		Q <sub>2</sub>	–	6.8	–	
		Q <sub>3</sub>	–	5.0	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 1.5 Adc, V <sub>GS</sub> = 0 Vdc) (Note 4.) (I <sub>S</sub> = 1.5 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.9 0.83	1.5 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 1.5 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 4.)	t <sub>rr</sub>	–	24	–	ns
		t <sub>a</sub>	–	18	–	
		t <sub>b</sub>	–	6.0	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.02	–	μC

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperatures.
- Reflects typical values. 
$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTDF2N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTDF2N06HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**



# MTDF2N06HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed  $10 \mu\text{s}$ . In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(\text{MAX})} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.





Figure 12. Maximum Rated Forward Biased Safe Operating Area

**INFORMATION FOR USING THE Micro8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**Micro8 POWER DISSIPATION**

The power dissipation of the Micro8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the Micro8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 1.25 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{100^\circ\text{C/W}} = 1.25 \text{ Watts}$$

The 100°C/W for the Micro8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.25 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# MTDF2N06HD

## TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 13 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 13. Typical Solder Heating Profile

# MTP10N10E

Preferred Device

## Power MOSFET 10 Amps, 100 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor – Absorbs High Energy in the Avalanche Mode – Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	100	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	100	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous – Pulsed	$I_D$ $I_{DM}$	10 25	Adc
Total Power Dissipation Derate above 25°C	$P_D$	75 0.6	Watts W/°C
Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to 150	°C
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	$T_L$	275	°C




ON Semiconductor™

<http://onsemi.com>


**10 AMPERES**  
**100 VOLTS**  
 **$R_{DS(on)} = 250\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP10N10E = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP10N10E	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP10N10E

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 0.25 mA)	V <sub>(BR)DSS</sub>	100	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = Rated V <sub>DSS</sub> , V <sub>GS</sub> = 0) (V <sub>DS</sub> = 0.8 Rated V <sub>DSS</sub> , V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	10 80	μA
Gate–Body Leakage Current, Forward (V <sub>GSF</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSSF</sub>	–	100	nAdc
Gate–Body Leakage Current, Reverse (V <sub>GSR</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSSR</sub>	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA) T <sub>J</sub> = 100°C	V <sub>GS(th)</sub>	2.0 1.5	4.5 4.0	Vdc
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 5.0 Adc)	R <sub>DS(on)</sub>	–	0.25	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 V) (I <sub>D</sub> = 10 Adc) (I <sub>D</sub> = 5.0 Adc, T <sub>J</sub> = 100°C)	V <sub>DS(on)</sub>	–	2.7 2.4	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5.0 A)	g <sub>FS</sub>	4.0	–	mhos

### DRAIN–TO–SOURCE AVALANCHE CHARACTERISTICS

Unclamped Drain–to–Source Avalanche Energy See Figures 14 and 15 (I <sub>D</sub> = 25 A, V <sub>DD</sub> = 25 V, T <sub>C</sub> = 25°C, Single Pulse, Non–repetitive) (I <sub>D</sub> = 10 A, V <sub>DD</sub> = 25 V, T <sub>C</sub> = 25°C, P.W. ≤ 200 μs, Duty Cycle ≤ 1%) (I <sub>D</sub> = 4.0 A, V <sub>DD</sub> = 25 V, T <sub>C</sub> = 100°C, P.W. ≤ 200 μs, Duty Cycle ≤ 1%)	W <sub>DSR</sub>	–	60 100 40	mJ
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------	---	-----------------	----

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz) See Figure 16	C <sub>iss</sub>	–	600	pF
Output Capacitance		C <sub>oss</sub>	–	400	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	100	

### SWITCHING CHARACTERISTICS (Note 1.) (T<sub>J</sub> = 100°C)

Turn–On Delay Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 5.0 A, R <sub>G</sub> = 50 Ω) See Figure 9	t <sub>d(on)</sub>	–	50	ns
Rise Time		t <sub>r</sub>	–	80	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	100	
Fall Time		t <sub>f</sub>	–	80	
Total Gate Charge	(V <sub>DS</sub> = 0.8 Rated V <sub>DSS</sub> , I <sub>D</sub> = Rated I <sub>D</sub> , V <sub>GS</sub> = 10 V) See Figures 17 and 18	Q <sub>g</sub>	15 (Typ)	30	nC
Gate–Source Charge		Q <sub>gs</sub>	8.0 (Typ)	–	
Gate–Drain Charge		Q <sub>gd</sub>	7.0 (Typ)	–	

### SOURCE–DRAIN DIODE CHARACTERISTICS (Note 1.)

Forward On–Voltage	(I <sub>S</sub> = Rated I <sub>D</sub> V <sub>GS</sub> = 0)	V <sub>SD</sub>	1.4 (Typ)	1.7	Vdc
Forward Turn–On Time		t <sub>on</sub>	Limited by stray inductance		
Reverse Recovery Time		t <sub>rr</sub>	70 (Typ)	–	ns

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>d</sub>	3.5 (Typ) 4.5 (Typ)	–	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>s</sub>	7.5 (Typ)	–	–	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

# MTP10N10E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C

and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. ON Semiconductor Application Note, AN569, “Transient Thermal Resistance—General Data and Its Use” provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V(BR)_{DSS}$ . The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance

# MTP10N10E




Figure 10. Thermal Response

## COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of  $I_{FM}$  and peak  $V_{DS}$  for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so  $dI_S/dt$  is specified with a maximum value. Higher values of  $dI_S/dt$  require an appropriate derating of  $I_{FM}$ , peak  $V_{DS}$  or both. Ultimately  $dI_S/dt$  is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during  $t_{rr}$  as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$  is the peak drain-to-source voltage that the device must sustain during commutation;  $I_{FM}$  is the maximum forward source-drain diode current just prior to the onset of commutation.

$V_R$  is specified at 80% of  $V_{(BR)DSS}$  to ensure that the CSOA stress is maximized as  $I_S$  decays from  $I_{RM}$  to zero.

$R_{GS}$  should be minimized during commutation.  $T_J$  has only a second order effect on CSOA.

Stray inductances in ON Semiconductor's test circuit are assumed to be practical minimums.  $dV_{DS}/dt$  in excess of 10 V/ns was attained with  $dI_S/dt$  of 400 A/ $\mu$ s.




Figure 11. Commutating Waveforms






Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 13. Commutating Safe Operating Area Test Circuit






Figure 15. Unclamped Inductive Switching Waveforms


# MTP10N10E



**Figure 16. Capacitance Variation**



**Figure 17. Gate Charge versus Gate-To-Source Voltage**



$V_{in} = 15 V_{pk}$ ; PULSE WIDTH  $\leq 100 \mu s$ , DUTY CYCLE  $\leq 10\%$

**Figure 18. Gate Charge Test Circuit**

# MTP10N10EL

Preferred Device

## Power MOSFET 10 Amps, 100 Volts, Logic Level

### N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	100	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	100	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current	$I_D$	10	Adc
– Continuous @ $T_C = 25^\circ\text{C}$	$I_D$	6.0	
– Continuous @ $T_C = 100^\circ\text{C}$	$I_{DM}$	35	Apk
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )			
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	40	Watts
Derate above $25^\circ\text{C}$		0.32	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (Note 1.)		1.75	Watts
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 10\text{ Adc}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	50	mJ
Thermal Resistance	$R_{\theta JC}$	3.13	$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JA}$	100	
– Junction to Ambient	$R_{\theta JA}$	71.4	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$


1. When surface mounted to an FR4 board using the minimum recommended pad size.




ON Semiconductor™

<http://onsemi.com>


**10 AMPERES**  
**100 VOLTS**  
 **$R_{DS(on)} = 22\text{ m}\Omega$**



#### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP10N10EL = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MTP10N10EL	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP10N10EL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	100 –	– 115	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.45 4.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 5.0 Adc)	R <sub>DS(on)</sub>	–	0.17	0.22	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 10 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 5.0 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	1.85 –	2.6 2.3	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 5.0 Adc)	g <sub>FS</sub>	5.0	7.9	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	741	1040	pF
Output Capacitance		C <sub>oss</sub>	–	175	250	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	18.9	40	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DD</sub> = 50 Vdc, I <sub>D</sub> = 10 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	11	20	ns
Rise Time		t <sub>r</sub>	–	74	150	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	17	30	
Fall Time		t <sub>f</sub>	–	38	80	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 80 Vdc, I <sub>D</sub> = 10 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	9.3	15	nC
		Q <sub>1</sub>	–	2.56	–	
		Q <sub>2</sub>	–	4.4	–	
		Q <sub>3</sub>	–	4.6	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 2.)	(I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.98 0.898	1.6 –	Vdc
Reverse Recovery Time		(I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	124.7	–
	t <sub>a</sub>		–	86	–	
Reverse Recovery Stored Charge	Q <sub>RR</sub>		–	0.539	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>d</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L <sub>s</sub>	–	7.5	–	

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
- Switching characteristics are independent of operating junction temperature.

# MTP10N10EL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

# MTP10N10EL




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP10N10EL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform



# MTP12P10

Preferred Device

## Power MOSFET 12 Amps, 100 Volts P-Channel TO-220

This Power MOSFET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds – Switching Times Specified at 100°C
- Designer's Data –  $I_{DSS}$ ,  $V_{DS(on)}$ ,  $V_{GS(th)}$  and SOA Specified at Elevated Temperature
- Rugged – SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	100	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	100	Vdc
Gate-Source Voltage – Continuous – Non-repetitive ( $t_p \leq 50\ \mu\text{s}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current – Continuous – Pulsed	$I_D$ $I_{DM}$	12 28	Adc
Total Power Dissipation Derate above 25°C	$P_D$	75 0.6	Watts W/°C
Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to 150	°C
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	°C




ON Semiconductor™

<http://onsemi.com>


**12 AMPERES**  
**100 VOLTS**  
 **$R_{DS(on)} = 300\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP12P10 = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP12P10	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP12P10

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 0.25 mA)	V <sub>(BR)DSS</sub>	100	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = Rated V <sub>DSS</sub> , V <sub>GS</sub> = 0) (V <sub>DS</sub> = Rated V <sub>DSS</sub> , V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	10 100	μAdc
Gate–Body Leakage Current, Forward (V <sub>GSF</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSSF</sub>	–	100	nAdc
Gate–Body Leakage Current, Reverse (V <sub>GSR</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSSR</sub>	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA) T <sub>J</sub> = 100°C	V <sub>GS(th)</sub>	2.0 1.5	4.5 4.0	Vdc
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc)	R <sub>DS(on)</sub>	–	0.3	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 V) (I <sub>D</sub> = 12 Adc) (I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 100°C)	V <sub>DS(on)</sub>	–	4.2 3.8	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 V, I <sub>D</sub> = 6.0 A)	g <sub>FS</sub>	2.0	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0, f = 1.0 MHz) See Figure 10	C <sub>iss</sub>	–	920	pF
Output Capacitance		C <sub>oss</sub>	–	575	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	200	

### SWITCHING CHARACTERISTICS (Note 1.) (T<sub>J</sub> = 100°C)

Turn–On Delay Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 0.5 Rated I <sub>D</sub> , R <sub>G</sub> = 50 Ω) See Figures 12 and 13	t <sub>d(on)</sub>	–	50	ns
Rise Time		t <sub>r</sub>	–	150	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	150	
Fall Time		t <sub>f</sub>	–	150	
Total Gate Charge	(V <sub>DS</sub> = 0.8 Rated V <sub>DSS</sub> , I <sub>D</sub> = Rated I <sub>D</sub> , V <sub>GS</sub> = 10 V) See Figure 11	Q <sub>g</sub>	33 (Typ)	50	nC
Gate–Source Charge		Q <sub>gs</sub>	16 (Typ)	–	
Gate–Drain Charge		Q <sub>gd</sub>	17 (Typ)	–	

### SOURCE–DRAIN DIODE CHARACTERISTICS (Note 1.)

Forward On–Voltage	(I <sub>S</sub> = Rated I <sub>D</sub> , V <sub>GS</sub> = 0)	V <sub>SD</sub>	4.0 (Typ)	5.5	Vdc
Forward Turn–On Time		t <sub>on</sub>	Limited by stray inductance		
Reverse Recovery Time		t <sub>rr</sub>	300 (Typ)	–	ns

### INTERNAL PACKAGE INDUCTANCE (TO–204)

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L <sub>d</sub>	5.0 (Typ)	–	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L <sub>s</sub>	12.5 (Typ)	–	

### INTERNAL PACKAGE INDUCTANCE (TO–220)

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>d</sub>	3.5 (Typ) 4.5 (Typ)	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>s</sub>	7.5 (Typ)	–	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

# MTP12P10

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Normalized Breakdown Voltage versus Temperature




Figure 5. On-Resistance versus Drain Current






Figure 6. On-Resistance Variation With Temperature

# MTP12P10

## SAFE OPERATING AREA INFORMATION



**Figure 7. Maximum Rated Forward Biased Safe Operating Area**



**Figure 8. Maximum Rated Switching Safe Operating Area**

### FORWARD BIASED SAFE OPERATING AREA


The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. ON Semiconductor Application Note, AN569, "Transient Thermal Resistance—General Data and Its Use" provides detailed instructions.

### SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$



**Figure 9. Thermal Response**

# MTP12P10




Figure 10. Capacitance Variation




Figure 11. Gate Charge versus Gate-Source Voltage

## RESISTIVE SWITCHING




Figure 12. Switching Test Circuit




Figure 13. Switching Waveforms

# MTP1302

Preferred Device

## Power MOSFET 42 Amps, 30 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode Is Characterized for Use In Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	42	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	20	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	126	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	74 0.592	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 42\text{ Apk}$ , $L = 0.25\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	220	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
Junction to Case	$R_{\theta JC}$	1.67	
Junction-to-Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 5 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>

**42 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 22\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



MTP1302 = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP1302	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP1302

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc)	V <sub>(BR)DSS</sub>	30	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	10 100	μA <sub>dc</sub>
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nA <sub>dc</sub>

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA <sub>dc</sub> )	V <sub>GS(th)</sub>	1.0	1.5	2.0	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 A <sub>dc</sub> ) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 5.0 A <sub>dc</sub> ) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 42 A <sub>dc</sub> )	R <sub>DS(on)</sub>	–	19 26 19.5	22 29 –	mΩ
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 20 A <sub>dc</sub> ) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 A <sub>dc</sub> , T <sub>J</sub> = 150°C) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 42 A <sub>dc</sub> )	V <sub>DS(on)</sub>	–	0.38 – 0.82	0.5 0.33 –	Vdc
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 10 A <sub>dc</sub> )	g <sub>FS</sub>	10	16	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	755	1162	pF
Output Capacitance		C <sub>oss</sub>	–	370	518	
Transfer Capacitance		C <sub>rss</sub>	–	102	204	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 20 A <sub>dc</sub> , V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	7.2	15	ns
Rise Time		t <sub>r</sub>	–	52	104	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	45	90	
Fall Time		t <sub>f</sub>	–	73	146	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 20 A <sub>dc</sub> , V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	14.5	21.8	nC
		Q <sub>1</sub>	–	2.2	–	
		Q <sub>2</sub>	–	8.8	–	
		Q <sub>3</sub>	–	6.8	–	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 20 A <sub>dc</sub> , V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	27	40.5	nC
		Q <sub>1</sub>	–	2.2	–	
		Q <sub>2</sub>	–	10	–	
		Q <sub>3</sub>	–	7.2	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 20 A <sub>dc</sub> , V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 A <sub>dc</sub> , V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.83 0.79	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 20 A <sub>dc</sub> , V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	38	–	ns
		t <sub>a</sub>	–	19	–	
		t <sub>b</sub>	–	20	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	36	–	μC

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage



## POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

**SAFE OPERATING AREA**

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(MAX) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTP1302




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform

# MTP1306

Preferred Device

## Power MOSFET 75 Amps, 30 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	30	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-to-Source Voltage – Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 20$	Vdc Vpk
Drain Current – Continuous – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	75 59 225	Adc Adc Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	150 1.2	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 75\text{ Apk}$ , $L = 0.1\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	280	mJ
Thermal Resistance – Junction-to-Case – Junction-to-Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.8 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5.0 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**75 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 6.5\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP1306 = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP1306	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP1306

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc)	V <sub>(BR)DSS</sub>	30	–	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)	V <sub>GS(th)</sub>	1.0	1.5	2.0	Vdc
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 38 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 38 Adc)	R <sub>DS(on)</sub>	–	5.8 7.4	6.5 8.5	mΩ
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 75 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 38 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	–	0.44 –	0.5 0.38	Vdc
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	15	55	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	2560	3584	pF
Output Capacitance		C <sub>oss</sub>	–	1305	1827	
Transfer Capacitance		C <sub>rss</sub>	–	386	772	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 4.7 Ω)	t <sub>d(on)</sub>	–	17	35	ns
Rise Time		t <sub>r</sub>	–	170	340	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	68	136	
Fall Time		t <sub>f</sub>	–	145	290	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	50	70	nC
		Q <sub>1</sub>	–	8.3	–	
		Q <sub>2</sub>	–	25.3	–	
		Q <sub>3</sub>	–	17.2	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.75 0.64	1.1 –	Vdc	
Reverse Recovery Time	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	84	–	ns
		t <sub>a</sub>	–	35	–	
		t <sub>b</sub>	–	53	–	
Reverse Recovery Stored Charge	Q <sub>RR</sub>	–	0.13	–	μC	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

**SAFE OPERATING AREA**

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTP1306




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform

# MTP15N06V

Preferred Device

## Power MOSFET 15 Amps, 60 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage			
– Continuous	$V_{GS}$	$\pm 20$	Vdc
– Single Pulse ( $t_p \leq 50\ \mu\text{s}$ )	$V_{GSM}$	$\pm 25$	Vpk
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	15	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	8.7	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	45	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	55	Watts
Derate above $25^\circ\text{C}$		0.5	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 15\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	EAS	113	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	2.73	$^\circ\text{C}/\text{W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**15 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 120\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP15N06V = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP15N06V	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP15N06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 67	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.7 5.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 7.5 Adc)	R <sub>DS(on)</sub>	–	0.08	0.12	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 15 Adc) (I <sub>D</sub> = 7.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	2.0 –	2.2 1.9	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 7.5 Adc)	g <sub>FS</sub>	4.0	6.2	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	469	660	pF
Output Capacitance		C <sub>oss</sub>	–	148	200	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	35	60	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	7.6	20	ns
Rise Time		t <sub>r</sub>	–	51	100	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	18	40	
Fall Time		t <sub>f</sub>	–	33	70	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	14.4	20	nC
		Q <sub>1</sub>	–	2.8	–	
		Q <sub>2</sub>	–	6.4	–	
		Q <sub>3</sub>	–	6.1	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.05 1.5	1.6 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	59.3	–	ns
		t <sub>a</sub>	–	46	–	
		t <sub>b</sub>	–	13.3	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.165	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP15N06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP15N06V




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



# MTP15N06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP15N06VL

Preferred Device

## Power MOSFET 15 Amps, 60 Volts, Logic Level

### N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	15	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	12	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	53	Apk
Total Power Dissipation	$P_D$	60	Watts
Derate above $25^\circ\text{C}$		0.40	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 15\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	113	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**15 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 85\text{ m}\Omega$**



#### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP15N06VL = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MTP15N06VL	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP15N06VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60	– 68	–	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	–	–	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0	1.5 4.0	2.0	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 7.5 Adc)	R <sub>DS(on)</sub>	–	0.075	0.085	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 15 Adc) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 7.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	–	–	1.5 1.3	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 7.5 Adc)	g <sub>FS</sub>	8.0	10	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	570	800	pF
Output Capacitance		C <sub>oss</sub>	–	180	250	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	45	90	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	11	20	ns
Rise Time		t <sub>r</sub>	–	150	300	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	27	50	
Fall Time		t <sub>f</sub>	–	70	140	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 15 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	32	40	nC
		Q <sub>1</sub>	–	3.0	–	
		Q <sub>2</sub>	–	7.0	–	
		Q <sub>3</sub>	–	11	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 1.)	(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	–	0.96 0.85	1.6	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 15 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	63	–	ns
		t <sub>a</sub>	–	42	–	
		t <sub>b</sub>	–	21	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.140	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die.) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTP15N06VL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTP15N06VL




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP15N06VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP20N06V

Preferred Device

## Power MOSFET 20 Amps, 60 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	20	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	13	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	70	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	60 0.40	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 20\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	200	mJ
Thermal Resistance	$R_{\theta JC}$ $R_{\theta JA}$	2.5 62.5	$^\circ\text{C/W}$
– Junction to Case			
– Junction to Ambient			
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**20 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 80\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP20N06V = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP20N06V	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.



# MTP20N06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 69	– –	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc	
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 1.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.8 5.0	4.0 –	Vdc mV/°C	
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc)	R <sub>DS(on)</sub>	–	0.065	0.080	Ohm	
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 20 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	– –	2.0 1.9	Vdc	
Forward Transconductance (V <sub>DS</sub> = 6.0 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	6.0	8.0	–	mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	590	830	pF
Output Capacitance		C <sub>oss</sub>	–	180	250	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	40	80	
<b>SWITCHING CHARACTERISTICS (Note 2.)</b>						
Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	8.7	20	ns
Rise Time		t <sub>r</sub>	–	77	150	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	26	50	
Fall Time		t <sub>f</sub>	–	46	90	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	28	40	nC
		Q <sub>1</sub>	–	4.0	–	
		Q <sub>2</sub>	–	9.0	–	
		Q <sub>3</sub>	–	8.0	–	
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>						
Forward On-Voltage (Note 1.)	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.05 0.96	1.6 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	60	–	ns
		t <sub>a</sub>	–	52	–	
		t <sub>b</sub>	–	8.0	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.172	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTP20N06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP20N06V




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP20N06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP20N15E

Preferred Device

## Power MOSFET 20 Amps, 150 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	150	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	150	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 32$	
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain – Continuous	$I_D$	20	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	12	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	60	
Total Power Dissipation	$P_D$	112	Watts
Derate above $25^\circ\text{C}$		0.9	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Drain-to-Source Avalanche Energy	$E_{AS}$	60	mJ
– Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 120\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 20\text{ Apk}$ , $L = 0.3\text{ mH}$ )			
Thermal Resistance	$R_{\theta JC}$	1.1	$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JA}$	62.5	
– Junction to Ambient			
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>

**20 AMPERES**  
**150 VOLTS**  
 **$R_{DS(on)} = 130\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



MTP20N15E = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP20N15E	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP20N15E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	150 –	– TBD	– –	Vdc mV/°C
Zero Gate Voltage Collector Current (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS(f)</sub> I <sub>GSS(r)</sub>	– –	– –	100 100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	– TBD	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc)	R <sub>DS(on)</sub>	–	0.12	0.13	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 20 Adc) (I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	2.8 2.6	Vdc
Forward Transconductance (V <sub>DS</sub> = 13 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	8.0	11	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1133	1627	pF
Output Capacitance		C <sub>oss</sub>	–	332	474	
Transfer Capacitance		C <sub>rss</sub>	–	105	174	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 75 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	11	25	ns
Rise Time		t <sub>r</sub>	–	77	153	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	33	67	
Fall Time		t <sub>f</sub>	–	49	97	
Gate Charge	(V <sub>DS</sub> = 120 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	39.1	55.9	nC
		Q <sub>1</sub>	–	7.5	–	
		Q <sub>2</sub>	–	22	–	
		Q <sub>3</sub>	–	17	–	

### SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	– –	1.5 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	160	–	ns
		t <sub>a</sub>	–	123	–	
		t <sub>b</sub>	–	36.5	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	1.1	–	μC

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP20N20E

Preferred Device

## Power MOSFET 20 Amps, 200 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	200	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	200	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 40$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain – Continuous	$I_D$	20	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	12	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	60	Apk
Total Power Dissipation	$P_D$	125	Watts
Derate above $25^\circ\text{C}$		1.0	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 20\text{ Apk}$ , $L = 3.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	600	mJ
Thermal Resistance	$R_{\theta JC}$	1.00	$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JA}$	62.5	
– Junction to Ambient			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**20 AMPERES**  
**200 VOLTS**  
 **$R_{DS(on)} = 160\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP20N20E = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP20N20E	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.



# MTP20N20E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	200 –	– 263	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	– 7.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Adc)	R <sub>DS(on)</sub>	–	0.12	0.16	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 20 Adc) (I <sub>D</sub> = 10 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	3.84 3.36	Vdc
Forward Transconductance (V <sub>DS</sub> = 13 Vdc, I <sub>D</sub> = 10 Adc)	g <sub>FS</sub>	8.0	11	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1880	2700	pF
Output Capacitance		C <sub>oss</sub>	–	378	535	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	68	100	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 100 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	17	40	ns
Rise Time		t <sub>r</sub>	–	86	180	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	50	100	
Fall Time		t <sub>f</sub>	–	60	120	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 160 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	54	75	nC
		Q <sub>1</sub>	–	12	–	
		Q <sub>2</sub>	–	24	–	
		Q <sub>3</sub>	–	22	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.0 0.82	1.35 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	239	–	ns
		t <sub>a</sub>	–	136	–	
		t <sub>b</sub>	–	103	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	2.09	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP20N20E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP20N20E




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP20N20E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP23P06V

Preferred Device

## Power MOSFET 23 Amps, 60 Volts P-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	23	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	15	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	81	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	90	Watts
Derate above $25^\circ\text{C}$		0.60	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 23\text{ Apk}$ , $L = 3.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	794	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C}/\text{W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**23 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 120\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP23P06V = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP23P06V	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP23P06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 60.5	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.8 5.3	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 11.5 Adc)	R <sub>DS(on)</sub>	–	0.093	0.12	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 23 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 11.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	– –	3.3 3.2	Vdc
Forward Transconductance (V <sub>DS</sub> = 10.9 Vdc, I <sub>D</sub> = 11.5 Adc)	g <sub>FS</sub>	5.0	11.5	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1160	1620	pF
Output Capacitance		C <sub>oss</sub>	–	380	530	
Transfer Capacitance		C <sub>rss</sub>	–	105	210	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 23 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	13.8	30	ns
Rise Time		t <sub>r</sub>	–	98.3	200	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	41	80	
Fall Time		t <sub>f</sub>	–	62	120	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 23 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	38	50	nC
		Q <sub>1</sub>	–	7.0	–	
		Q <sub>2</sub>	–	18	–	
		Q <sub>3</sub>	–	14	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 23 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 23 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	2.2 1.8	3.5 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 23 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	142.2	–	ns
		t <sub>a</sub>	–	100.5	–	
		t <sub>b</sub>	–	41.7	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.804	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP23P06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage



## POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTP23P06V




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP23P06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP27N10E

Preferred Device

## Power MOSFET 27 Amps, 100 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	100	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	100	Vdc
Gate-to-Source Voltage	$V_{GS}$ $V_{GSM}$	$\pm 20$	Vdc
– Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )		$\pm 40$	Vpk
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	27	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	17	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	95	Apk
Total Power Dissipation @ $25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	104 0.83	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 75\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 27\text{ Apk}$ , $L = 0.3\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	109	mJ
Thermal Resistance	$R_{\theta JC}$ $R_{\theta JA}$	1.2	$^\circ\text{C/W}$
– Junction to Case – Junction to Ambient		62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**27 AMPERES**  
**100 VOLTS**  
 **$R_{DS(on)} = 70\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP27120E = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP27N10E	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP27N10E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	100 –	– 120	– –	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc	
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 1.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	3.1 7.0	4.0 –	Vdc mV/°C	
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 13.5 Adc)	R <sub>DS(on)</sub>	–	0.058	0.07	Ohm	
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 27 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 13.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	2.3 2.0	Vdc	
Forward Transconductance (V <sub>DS</sub> = 7.7 Vdc, I <sub>D</sub> = 13.5 Adc)	g <sub>FS</sub>	6.0	11	–	mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1131	1580	pF
Output Capacitance		C <sub>oss</sub>	–	468	660	
Transfer Capacitance		C <sub>rss</sub>	–	186	370	
<b>SWITCHING CHARACTERISTICS (Note 2.)</b>						
Turn-On Delay Time	(V <sub>DD</sub> = 50 Vdc, I <sub>D</sub> = 27 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	13	30	ns
Rise Time		t <sub>r</sub>	–	142	280	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	29	60	
Fall Time		t <sub>f</sub>	–	59	120	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 80 Vdc, I <sub>D</sub> = 27 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	41	60	nC
		Q <sub>1</sub>	–	9.0	–	
		Q <sub>2</sub>	–	25	–	
		Q <sub>3</sub>	–	22	–	
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>						
Forward On-Voltage	(I <sub>S</sub> = 27 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 27 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.0 0.94	1.5 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 27 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	126	–	ns
		t <sub>a</sub>	–	98	–	
		t <sub>b</sub>	–	28	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.685	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTP27N10E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP27N10E




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



# MTP27N10E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP2955V

Preferred Device

## Power MOSFET 12 Amps, 60 Volts P-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	12	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	8.0	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	42	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	60 0.40	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 12\text{ Apk}$ , $L = 3.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	216	mJ
Thermal Resistance	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JA}$	62.5	
– Junction to Ambient			
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**12 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 230\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP2955V = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP2955V	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP2955V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 58	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.8 5.0	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc)	R <sub>DS(on)</sub>	–	0.185	0.230	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 12 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	– –	2.9 2.5	Vdc
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc)	g <sub>FS</sub>	3.0	5.0	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	550	700	pF
Output Capacitance		C <sub>oss</sub>	–	200	280	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	50	100	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	15	30	ns
Rise Time		t <sub>r</sub>	–	50	100	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	24	50	
Fall Time		t <sub>f</sub>	–	39	80	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	19	30	nC
		Q <sub>1</sub>	–	4.0	–	
		Q <sub>2</sub>	–	9.0	–	
		Q <sub>3</sub>	–	7.0	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 1.)	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.8 1.5	3.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	115	–	ns
		t <sub>a</sub>	–	90	–	
		t <sub>b</sub>	–	25	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.53	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

**POWER MOSFET SWITCHING**

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{GSP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:


$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




**Figure 7. Capacitance Variation**

# MTP2955V




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP2955V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP29N15E

Preferred Device

## Power MOSFET 29 Amps, 150 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	150	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	150	Vdc
Gate-to-Source Voltage – Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current – Continuous – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_D$ $I_{D19}$ $I_{DM}$	29 19 102	Adc Adc Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	125 1.0	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 29\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	421	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.0 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**29 AMPERES  
150 VOLTS  
 $R_{DS(on)} = 70\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP29N15E = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP29N15E	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.



# MTP29N15E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	150 –	– 151	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.7 5.4	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 14.5 Adc)	R <sub>DS(on)</sub>	–	0.054	0.07	Ohms
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 29 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 14.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	2.4 2.1	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.6 Vdc, I <sub>D</sub> = 14.5 Adc)	g <sub>FS</sub>	10	20	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	2300	3220	pF
Output Capacitance		C <sub>oss</sub>	–	450	630	
Transfer Capacitance		C <sub>rss</sub>	–	130	260	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 75 Vdc, I <sub>D</sub> = 29 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	19	40	ns
Rise Time		t <sub>r</sub>	–	95	190	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	90	180	
Fall Time		t <sub>f</sub>	–	85	170	
Gate Charge	(V <sub>DS</sub> = 120 Vdc, I <sub>D</sub> = 29 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	83	120	nC
		Q <sub>1</sub>	–	12	–	
		Q <sub>2</sub>	–	37	–	
		Q <sub>3</sub>	–	23	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 29 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 29 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.92 0.84	1.3 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 29 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	174	–	ns
		t <sub>a</sub>	–	126	–	
		t <sub>b</sub>	–	48	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	1.4	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP29N15E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dts$ . The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current

# MTP29N15E




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10 μs. In addition the

total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTP29N15E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile

# MTP2P50E

Preferred Device

## Power MOSFET 2 Amps, 500 Volts P-Channel TO-220

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition, this Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	500	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0 \text{ M}\Omega$ )	$V_{DGR}$	500	Vdc
Gate-Source Voltage – Continuous – Non-Repetitive ( $t_p \leq 10 \text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current – Continuous – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10 \mu\text{s}$ )	$I_D$ $I_{D1}$ $I_{DM}$	2.0 1.6 6.0	Adc Adc Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	75 0.6	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 100 \text{ Vdc}$ , $V_{GS} = 10 \text{ Vdc}$ , $I_L = 4.0 \text{ Apk}$ , $L = 10 \text{ mH}$ , $R_G = 25 \Omega$ )	$E_{AS}$	80	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.67 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**2 AMPERES**  
**500 VOLTS**  
 **$R_{DS(on)} = 6 \Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP2P50E = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP2P50E	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.



# MTP2P50E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	500 –	– 564	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 500 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 500 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	3.0 4.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.0 Adc)	R <sub>DS(on)</sub>	–	4.5	6.0	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 2.0 Adc) (I <sub>D</sub> = 1.0 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	9.5 –	14.4 12.6	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 1.0 Adc)	g <sub>FS</sub>	0.5	–	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	845	1183	pF
Output Capacitance		C <sub>oss</sub>	–	100	140	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	26	52	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 250 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	12	24	ns
Rise Time		t <sub>r</sub>	–	14	28	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	21	42	
Fall Time		t <sub>f</sub>	–	19	38	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 400 Vdc, I <sub>D</sub> = 2.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	19	27	nC
		Q <sub>1</sub>	–	3.7	–	
		Q <sub>2</sub>	–	7.9	–	
		Q <sub>3</sub>	–	9.9	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	2.3 1.85	3.5 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 2.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	223	–	ns
		t <sub>a</sub>	–	161	–	
		t <sub>b</sub>	–	62	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	1.92	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP2P50E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$




Figure 7a. Capacitance Variation

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7b. High Voltage Capacitance Variation

## MTP2P50E




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP2P50E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP3055V

Preferred Device

## Power MOSFET 12 Amps, 60 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low  $R_{DS(on)}$  Technology
- Faster Switching than E-FET Predecessors
- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E-FET

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	12	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	7.3	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	37	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	48	Watts
Derate above $25^\circ\text{C}$		0.32	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 12\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	72	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	3.13	$^\circ\text{C/W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**12 AMPERES**  
**50 VOLTS**  
 **$R_{DS(on)} = 150\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP3055V = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP3055V	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP3055V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 65	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.7 5.4	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc)	R <sub>DS(on)</sub>	–	0.10	0.15	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 12 Adc) (I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.3 –	2.2 1.9	Vdc
Forward Transconductance (V <sub>DS</sub> = 7.0 Vdc, I <sub>D</sub> = 6.0 Adc)	g <sub>FS</sub>	4.0	5.0	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	410	500	pF
Output Capacitance		C <sub>oss</sub>	–	130	180	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	25	50	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	7.0	10	ns
Rise Time		t <sub>r</sub>	–	34	60	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	17	30	
Fall Time		t <sub>f</sub>	–	18	50	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	12.2	17	nC
		Q <sub>1</sub>	–	3.2	–	
		Q <sub>2</sub>	–	5.2	–	
		Q <sub>3</sub>	–	5.5	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.0 0.91	1.6 –	Vdc
Reverse Recovery Time (See Figure 15)	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	56	–	ns
		t <sub>a</sub>	–	40	–	
		t <sub>b</sub>	–	16	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.128	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP3055V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTP3055V




**Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge**




**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Stored Charge**



**Figure 11. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP3055V

## SAFE OPERATING AREA




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform

# MTP3055VL

Preferred Device

## Power MOSFET 12 Amps, 60 Volts, Logic Level

### N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Single Pulse ( $t_p \leq 50\ \mu\text{s}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	12	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	8.0	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	42	Apk
Total Power Dissipation @ $25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	48 0.32	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $I_L = 12\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	72	mJ
Thermal Resistance			$^\circ\text{C}/\text{W}$
– Junction to Case	$R_{\theta JC}$	3.13	
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**12 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 180\text{ m}\Omega$**



#### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP3055VL = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MTP3055VL	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP3055VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 62	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.6 3.0	2.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 6.0 Adc)	R <sub>DS(on)</sub>	–	0.12	0.18	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 5.0 Vdc) (I <sub>D</sub> = 12 Adc) (I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.6 –	2.6 2.5	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 6.0 Adc)	g <sub>FS</sub>	5.0	8.8	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	410	570	pF
Output Capacitance		C <sub>oss</sub>	–	114	160	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	21	40	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	9.0	20	ns
Rise Time		t <sub>r</sub>	–	85	190	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	14	30	
Fall Time		t <sub>f</sub>	–	43	90	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	8.1	10	nC
		Q <sub>1</sub>	–	1.8	–	
		Q <sub>2</sub>	–	4.2	–	
		Q <sub>3</sub>	–	3.8	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	0.97 0.86	1.3 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	55.7	–	ns
		t <sub>a</sub>	–	37	–	
		t <sub>b</sub>	–	18.7	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.116	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

## POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

**DRAIN-TO-SOURCE DIODE CHARACTERISTICS**




Figure 10. Diode Forward Voltage versus Current

**SAFE OPERATING AREA**

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



# MTP3055VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP30N06VL

Preferred Device

## Power MOSFET 30 Amps, 60 Volts, Logic Level

### N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	30	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	20	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	105	Apk
Total Power Dissipation	$P_D$	90	Watts
Derate above $25^\circ\text{C}$		0.6	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5\text{ Vdc}$ , Peak $I_L = 30\text{ Apk}$ , $L = 0.342\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	154	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**30 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 50\text{ m}\Omega$**



#### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP30N06VL = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MTP30N06VL	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP30N06VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25 °C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 63	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150 °C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 15 Adc)	R <sub>DS(on)</sub>	–	0.033	0.05	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 30 Adc) (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 15 Adc, T <sub>J</sub> = 150 °C)	V <sub>DS(on)</sub>	– –	– –	1.8 1.73	Vdc
Forward Transconductance (V <sub>DS</sub> = 6.25 Vdc, I <sub>D</sub> = 15 Adc)	g <sub>FS</sub>	13	21	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1130	1580	pF
Output Capacitance		C <sub>oss</sub>	–	360	500	
Transfer Capacitance		C <sub>rss</sub>	–	95	190	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 30 Adc, V <sub>GS</sub> = 5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	14	30	ns
Rise Time		t <sub>r</sub>	–	260	520	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	54	110	
Fall Time		t <sub>f</sub>	–	108	220	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 30 Adc, V <sub>GS</sub> = 5 Vdc)	Q <sub>T</sub>	–	27	40	nC
		Q <sub>1</sub>	–	5	–	
		Q <sub>2</sub>	–	17	–	
		Q <sub>3</sub>	–	15	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (I <sub>S</sub> = 30 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 30 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150 °C)	V <sub>SD</sub>	– –	0.98 0.89	1.6 –	Vdc	
Reverse Recovery Time	(I <sub>S</sub> = 30 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	86.4	–	ns
		t <sub>a</sub>	–	49.6	–	
		t <sub>b</sub>	–	36.8	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.228	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP30N06VL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTP30N06VL




**Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP30N06VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP30P06V

Preferred Device

## Power MOSFET 30 Amps, 60 Volts P-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	30	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	19	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	105	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	125	Watts
Derate above $25^\circ\text{C}$		0.83	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 30\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	450	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	1.2	$^\circ\text{C}/\text{W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**30 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 80\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP30P06V = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP30P06V	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.



# MTP30P06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 62	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μA dc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nA dc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA dc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.6 5.3	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 15 A dc)	R <sub>DS(on)</sub>	–	0.067	0.08	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 30 A dc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 15 A dc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	2.0 –	2.9 2.8	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.3 Vdc, I <sub>D</sub> = 15 A dc)	g <sub>FS</sub>	5.0	7.9	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1562	2190	pF
Output Capacitance		C <sub>oss</sub>	–	524	730	
Transfer Capacitance		C <sub>rss</sub>	–	154	310	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 30 A dc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	14.7	30	ns
Rise Time		t <sub>r</sub>	–	25.9	50	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	98	200	
Fall Time		t <sub>f</sub>	–	52.4	100	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 30 A dc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	54	80	nC
		Q <sub>1</sub>	–	9.0	–	
		Q <sub>2</sub>	–	26	–	
		Q <sub>3</sub>	–	20	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 30 A dc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 30 A dc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	2.3 1.9	3.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 30 A dc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	175	–	ns
		t <sub>a</sub>	–	107	–	
		t <sub>b</sub>	–	68	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.965	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP30P06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP30P06V




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP30P06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP36N06V

Preferred Device

## Power MOSFET 32 Amps, 60 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	32	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	22.6	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	112	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	90	Watts
Derate above $25^\circ\text{C}$		0.6	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 32\text{ Apk}$ , $L = 0.1\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	205	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**32 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 40\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP30N06V = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP36N06V	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP36N06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25 °C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 61	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150 °C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.6 6.0	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 16 Adc)	R <sub>DS(on)</sub>	–	0.034	0.04	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 32 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 16 Adc, T <sub>J</sub> = 150 °C)	V <sub>DS(on)</sub>	– –	1.25 –	1.54 1.47	Vdc
Forward Transconductance (V <sub>DS</sub> = 7.6 Vdc, I <sub>D</sub> = 16 Adc)	g <sub>FS</sub>	5.0	7.83	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1220	1700	pF
Output Capacitance		C <sub>oss</sub>	–	337	470	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	74.8	150	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	14	30	ns
Rise Time		t <sub>r</sub>	–	138	270	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	54	100	
Fall Time		t <sub>f</sub>	–	91	180	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	39	50	nC
		Q <sub>1</sub>	–	7.0	–	
		Q <sub>2</sub>	–	17	–	
		Q <sub>3</sub>	–	13	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150 °C)	V <sub>SD</sub>	– –	1.03 0.94	2.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	92	–	ns
		t <sub>a</sub>	–	64	–	
		t <sub>b</sub>	–	28	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.332	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP36N06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP36N06V




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .


A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.


Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP36N06V


## SAFE OPERATING AREA




**Figure 11. Maximum Rated Forward Biased Safe Operating Area**



**Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature**



**Figure 13. Thermal Response**



**Figure 14. Diode Reverse Recovery Waveform**

# MTP40N10E

Preferred Device

## Power MOSFET 40 Amps, 100 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	100	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	100	Vdc
Gate-to-Source Voltage – Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current – Continuous – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	40 29 140	Adc Adc Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	169 1.35	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 75\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 40\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	800	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.74 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**40 AMPERES**  
**100 VOLTS**  
 **$R_{DS(on)} = 40\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP40N10E = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP40N10E	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP40N10E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive) (Cpk ≥ 2.0) (Note 3.)	V <sub>(BR)DSS</sub>	100 –	– 112	– –	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc	
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 1.)</b>						
Gate Threshold Voltage (Cpk ≥ 2.0) (Note 3.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.9 6.7	4.0 –	Vdc mV/°C	
Static Drain-to-Source On-Resistance (Cpk ≥ 2.0) (Note 3.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 20 Adc)	R <sub>DS(on)</sub>	–	0.033	0.04	Ohms	
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 40 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 20 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	1.9 1.7	Vdc	
Forward Transconductance (V <sub>DS</sub> = 8.4 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	17	21	–	mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	2305	3230	pF
Output Capacitance		C <sub>oss</sub>	–	620	1240	
Transfer Capacitance		C <sub>rss</sub>	–	205	290	
<b>SWITCHING CHARACTERISTICS (Note 2.)</b>						
Turn-On Delay Time	(V <sub>DD</sub> = 50 Vdc, I <sub>D</sub> = 40 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	19	40	ns
Rise Time		t <sub>r</sub>	–	165	330	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	75	150	
Fall Time		t <sub>f</sub>	–	97	190	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 80 Vdc, I <sub>D</sub> = 40 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	80	110	nC
		Q <sub>1</sub>	–	15	–	
		Q <sub>2</sub>	–	40	–	
		Q <sub>3</sub>	–	29	–	
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>						
Forward On-Voltage	(I <sub>S</sub> = 40 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 40 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.96 0.88	1.0 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 40 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	152	–	ns
		t <sub>a</sub>	–	117	–	
		t <sub>b</sub>	–	35	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	1.0	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5	–	nH	
		–	4.5	–		
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–		

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- Switching characteristics are independent of operating junction temperature.
- Reflects typical values.  $C_{pk} = \frac{|\text{Max limit} - \text{Typ}|}{3 \times \text{sigma}}$

# MTP40N10E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP40N10E




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance—General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed  $10\ \mu\text{s}$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(\text{MAX})} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



# MTP40N10E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP50N06V

Preferred Device

## Power MOSFET 42 Amps, 60 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low  $R_{DS(on)}$  Technology
- Faster Switching than E-FET Predecessors
- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E-FET

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	42	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	30	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	147	Apk
Total Power Dissipation @ $25^\circ\text{C}$	$P_D$	125	Watts
Derate above $25^\circ\text{C}$		0.83	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ $I_L = 42\text{ Apk}$ , $L = 0.454\ \mu\text{H}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	400	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	1.2	$^\circ\text{C}/\text{W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**42 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 28\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP50N06V = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP50N06V	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP50N06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 69	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.7 3.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 21 Adc)	R <sub>DS(on)</sub>	–	0.025	0.028	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 42 Adc) (I <sub>D</sub> = 21 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	1.4 –	1.7 1.6	Vdc
Forward Transconductance (V <sub>DS</sub> = 6.25 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	16	23	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1644	2320	pF
Output Capacitance		C <sub>oss</sub>	–	465	660	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	112	230	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 42 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	12	20	ns
Rise Time		t <sub>r</sub>	–	122	250	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	64	110	
Fall Time		t <sub>f</sub>	–	54	90	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 42 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	47	70	nC
		Q <sub>1</sub>	–	9	–	
		Q <sub>2</sub>	–	21	–	
		Q <sub>3</sub>	–	16	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.06 0.99	2.5 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	84	–	ns
		t <sub>a</sub>	–	73	–	
		t <sub>b</sub>	–	11	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.28	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP50N06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP50N06V




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP50N06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP50N06VL

Preferred Device

## Power MOSFET 42 Amps, 60 Volts, Logic Level

### N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage – Continuous – Non-repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 15$ $\pm 20$	Vdc Vpk
Drain Current – Continuous @ $25^\circ\text{C}$ – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	42 30 147	Adc Adc Apk
Total Power Dissipation @ $25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	125 0.83	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5\text{ Vdc}$ , Peak $I_L = 42\text{ Apk}$ , $L = 0.3\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	265	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.2 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**42 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 32\text{ m}\Omega$**



#### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP50N06VL = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MTP50N06VL	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.



# MTP50N06VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = .25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 64	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.4 4.3	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 21 Adc)	R <sub>DS(on)</sub>	–	0.025	0.032	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 42 Adc) (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 21 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	– –	1.6 1.5	Vdc
Forward Transconductance (V <sub>DS</sub> = 6 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	17	28	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1570	2200	pF
Output Capacitance		C <sub>oss</sub>	–	508	710	
Transfer Capacitance		C <sub>rss</sub>	–	135	270	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 42 Adc, V <sub>GS</sub> = 5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	16	30	ns
Rise Time		t <sub>r</sub>	–	355	701	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	80	160	
Fall Time		t <sub>f</sub>	–	160	320	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 42 Adc, V <sub>GS</sub> = 5 Vdc)	Q <sub>T</sub>	–	40	60	nC
		Q <sub>1</sub>	–	11	–	
		Q <sub>2</sub>	–	20	–	
		Q <sub>3</sub>	–	16	–	

## SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150 °C)	V <sub>SD</sub>	– –	1.03 0.94	2.5 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 42 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	91.1	–	ns
		t <sub>a</sub>	–	63.8	–	
		t <sub>b</sub>	–	27.3	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.299	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP50N06VL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP50N06VL




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP50N06VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP50P03HDL

Preferred Device

## Power MOSFET 50 Amps, 30 Volts, Logic Level P-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	30	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	30	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 20$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	50	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	31	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	150	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	125 1.0	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 50\text{ Apk}$ , $L = 1.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	1250	mJ
Thermal Resistance	$R_{\theta JC}$	1.0	$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JA}$	62.5	
– Junction to Ambient, when mounted with the minimum recommended pad size			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**50 AMPERES**  
**30 VOLTS**  
 **$R_{DS(on)} = 25\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP50N03HDL = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP50N03HDL	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP50P03HDL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	(C <sub>pk</sub> ≥ 2.0) (Note 3.) V <sub>(BR)DSS</sub>	30 –	– 26	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	(C <sub>pk</sub> ≥ 3.0) (Note 3.) V <sub>GS(th)</sub>	1.0 –	1.5 4.0	2.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 25 Adc)	(C <sub>pk</sub> ≥ 3.0) (Note 3.) R <sub>DS(on)</sub>	–	0.020	0.025	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 50 Adc) (I <sub>D</sub> = 25 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	0.83 –	1.5 1.3	Vdc
Forward Transconductance (V <sub>DS</sub> = 5.0 Vdc, I <sub>D</sub> = 25 Adc)	g <sub>FS</sub>	15	20	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	3500	4900	pF
Output Capacitance		C <sub>oss</sub>	–	1550	2170	
Transfer Capacitance		C <sub>rss</sub>	–	550	770	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 50 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>G</sub> = 2.3 Ω)	t <sub>d(on)</sub>	–	22	30	ns
Rise Time		t <sub>r</sub>	–	340	466	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	90	117	
Fall Time		t <sub>f</sub>	–	218	300	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 50 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	74	100	nC
		Q <sub>1</sub>	–	13.6	–	
		Q <sub>2</sub>	–	44.8	–	
		Q <sub>3</sub>	–	35	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 50 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 50 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	2.39 1.84	3.0 –	Vdc
Reverse Recovery Time (See Figure 15)	(I <sub>S</sub> = 50 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	106	–	ns
		t <sub>a</sub>	–	58	–	
		t <sub>b</sub>	–	48	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.246	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTP50P03HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTP50P03HDL



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MTP50P03HDL




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(\text{MAX}) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTP50P03HDL




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform

# MTP52N06V

Preferred Device

## Power MOSFET 52 Amps, 60 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	52	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	41	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	182	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	188 1.25	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 52\text{ Apk}$ , $L = 0.3\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	406	mJ
Thermal Resistance	$R_{\theta JC}$ $R_{\theta JA}$	0.8 62.5	$^\circ\text{C/W}$
– Junction to Case			
– Junction to Ambient			
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**52 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 22\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP52N06V = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP52N06V	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP52N06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60	– 66	–	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	–	–	10 100	μAdc	
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 1.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0	2.7 6.4	4.0	Vdc mV/°C	
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 26 Adc)	R <sub>DS(on)</sub>	–	0.019	0.022	Ohm	
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 52 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 26 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	–	–	1.4 1.2	Vdc	
Forward Transconductance (V <sub>DS</sub> = 6.3 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	17	24	–	mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1900	2660	pF
Output Capacitance		C <sub>oss</sub>	–	580	810	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	150	300	
<b>SWITCHING CHARACTERISTICS (Note 2.)</b>						
Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 52 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	12	20	ns
Rise Time		t <sub>r</sub>	–	298	600	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	70	140	
Fall Time		t <sub>f</sub>	–	110	220	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 52 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	125	175	nC
		Q <sub>1</sub>	–	10	–	
		Q <sub>2</sub>	–	30	–	
		Q <sub>3</sub>	–	40	–	
<b>SOURCE–DRAIN DIODE CHARACTERISTICS</b>						
Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	–	1.0 0.98	1.5	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	100	–	ns
		t <sub>a</sub>	–	80	–	
		t <sub>b</sub>	–	20	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.341	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTP52N06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation



# MTP52N06V




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance-General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP52N06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP52N06VL

Preferred Device

## Power MOSFET 52 Amps, 60 Volts, Logic Level

### N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	52	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	41	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	182	Apk
Total Power Dissipation	$P_D$	188	Watts
Derate above $25^\circ\text{C}$		1.25	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5\text{ Vdc}$ , Peak $I_L = 52\text{ Apk}$ , $L = 0.3\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	406	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	0.8	$^\circ\text{C/W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**52 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 25\text{ m}\Omega$**



#### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP52N06VL = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MTP52N06VL	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP52N06VL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = .25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60	– 65	–	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	–	–	10 100	μAdc	
Gate-Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc	
<b>ON CHARACTERISTICS (Note 1.)</b>						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0	1.5 4.5	2.0	Vdc mV/°C	
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 26 Adc)	R <sub>DS(on)</sub>	–	0.022	0.025	Ohm	
Drain-to-Source On-Voltage (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 52 Adc) (V <sub>GS</sub> = 5 Vdc, I <sub>D</sub> = 26 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	–	–	1.6 1.4	Vdc	
Forward Transconductance (V <sub>DS</sub> = 6.3 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	17	30	–	Mhos	
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1900	2660	pF
Output Capacitance		C <sub>oss</sub>	–	550	770	
Transfer Capacitance		C <sub>rss</sub>	–	170	340	
<b>SWITCHING CHARACTERISTICS (Note 2.)</b>						
Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 52 Adc, V <sub>GS</sub> = 5 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	15	30	ns
Rise Time		t <sub>r</sub>	–	500	1000	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	100	200	
Fall Time		t <sub>f</sub>	–	200	400	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 52 Adc, V <sub>GS</sub> = 5 Vdc)	Q <sub>T</sub>	–	62	90	nC
		Q <sub>1</sub>	–	4.0	–	
		Q <sub>2</sub>	–	31	–	
		Q <sub>3</sub>	–	16	–	
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>						
Forward On-Voltage	(I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150 °C)	V <sub>SD</sub>	–	1.03 0.9	1.5	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 52 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	104	–	ns
		t <sub>a</sub>	–	63	–	
		t <sub>b</sub>	–	41	–	
Reverse Recovery Stored Charge		Q <sub>R</sub>	–	0.28	–	μC
<b>INTERNAL PACKAGE INDUCTANCE</b>						
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH	
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTP52N06VL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTP52N06VL




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance-General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP52N06VL

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform



# MTP5P06V

Preferred Device

## Power MOSFET 5 Amps, 60 Volts P-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	$\pm 15$	Vdc
– Continuous	$V_{GSM}$	$\pm 25$	Vpk
– Non-repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous @ $25^\circ\text{C}$	$I_D$	5	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	4	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	18	Apk
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_D$	40	Watts
Derate above $25^\circ\text{C}$		0.27	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 5\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\ \Omega$ )	EAS	125	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	3.75	$^\circ\text{C}/\text{W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from Case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>

**5 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 450\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



MTP5P06V = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP5P06V	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP5P06V

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	– 61.2	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 15 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	2.8 4.7	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.5 Adc)	R <sub>DS(on)</sub>	–	0.34	0.45	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 5 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	– –	2.7 2.6	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 2.5 Adc)	g <sub>FS</sub>	1.5	3.6	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	367	510	pF
Output Capacitance		C <sub>oss</sub>	–	140	200	
Transfer Capacitance		C <sub>rss</sub>	–	29	60	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 5 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	11	20	ns
Rise Time		t <sub>r</sub>	–	26	50	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	17	30	
Fall Time		t <sub>f</sub>	–	19	40	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 5 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	12	20	nC
		Q <sub>1</sub>	–	3.0	–	
		Q <sub>2</sub>	–	5.0	–	
		Q <sub>3</sub>	–	5.0	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 5 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 5 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	– –	1.72 1.34	3.5 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 5 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	97	–	ns
		t <sub>a</sub>	–	73	–	
		t <sub>b</sub>	–	24	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.42	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5 4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP5P06V

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTP5P06V




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance-General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP5P06V

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP60N06HD

Preferred Device

## Power MOSFET 60 Amps, 60 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 30$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	60	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	42.3	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	180	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	150 1.0	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 60\text{ Apk}$ , $L = 0.3\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	540	mJ
Thermal Resistance	$R_{\theta JC}$	1.0	$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JA}$	62.5	
– Junction to Ambient			
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>

**60 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 14\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



MTP60N06HD = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP60N06HD	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP60N06HD

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	(C <sub>pk</sub> ≥ 2.0) (Note 3.) V <sub>(BR)DSS</sub>	60 –	– 71	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	(C <sub>pk</sub> ≥ 3.0) (Note 3.) V <sub>GS(th)</sub>	2.0 –	3.0 7.0	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 30 Adc)	(C <sub>pk</sub> ≥ 3.0) (Note 3.) R <sub>DS(on)</sub>	–	0.011	0.014	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 60 Adc) (I <sub>D</sub> = 30 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	1.0 0.9	Vdc
Forward Transconductance (V <sub>DS</sub> = 5.0 Vdc, I <sub>D</sub> = 30 Adc)	g <sub>FS</sub>	15	20	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	1950	2800	pF
Output Capacitance		C <sub>oss</sub>	–	660	924	
Transfer Capacitance		C <sub>rss</sub>	–	147	300	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 60 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	14	26	ns
Rise Time		t <sub>r</sub>	–	197	394	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	50	102	
Fall Time		t <sub>f</sub>	–	124	246	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 60 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	51	71	nC
		Q <sub>1</sub>	–	12	–	
		Q <sub>2</sub>	–	24	–	
		Q <sub>3</sub>	–	21	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 60 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 60 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.99 0.89	1.2 –	Vdc
Reverse Recovery Time (See Figure 15)	(I <sub>S</sub> = 60 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	60	–	ns
		t <sub>a</sub>	–	36	–	
		t <sub>b</sub>	–	24	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.143	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$



# MTP60N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTP60N06HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MTP60N06HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(MAX) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTP60N06HD




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform

# MTP6P20E

Preferred Device

## Power MOSFET 6 Amps, 200 Volts P-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	200	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	200	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 40$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	6.0	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	3.9	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	21	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	75 0.6	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 6.0\text{ Apk}$ , $L = 10\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	180	mJ
Thermal Resistance			$^\circ\text{C/W}$
– Junction to Case	$R_{\theta JC}$	1.67	
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**6 AMPERES  
200 VOLTS  
 $R_{DS(on)} = 1\text{ }\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP6P20E = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP6P20E	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP6P20E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	200 –	– 211	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	3.1 4.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.0 Adc)	R <sub>DS(on)</sub>	–	0.81	1.0	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 6.0 Adc) (I <sub>D</sub> = 3.0 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	6.0 –	7.2 6.3	Vdc
Forward Transconductance (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 3.0 Adc)	g <sub>FS</sub>	1.5	3.8	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	540	750	pF
Output Capacitance		C <sub>oss</sub>	–	128	180	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	40	90	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 100 Vdc, I <sub>D</sub> = 6.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	12	25	ns
Rise Time		t <sub>r</sub>	–	32	65	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	24	50	
Fall Time		t <sub>f</sub>	–	16	30	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 160 Vdc, I <sub>D</sub> = 6.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	22	30	nC
		Q <sub>1</sub>	–	4.0	–	
		Q <sub>2</sub>	–	11	–	
		Q <sub>3</sub>	–	9.0	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 6.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 6.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	2.8 2.6	4.0 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 6.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	188	–	ns
		t <sub>a</sub>	–	152	–	
		t <sub>b</sub>	–	36	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	1.595	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTP6P20E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP6P20E




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance—General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP6P20E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP75N03HDL

Preferred Device

## Power MOSFET 75 Amps, 25 Volts, Logic Level N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low-voltage, high-speed switching applications in power supplies, converters and PWM motor controls, and inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients.

- SPICE Parameters Available
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Avalanche Energy Specified

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	25	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	25	Vdc
Gate-Source Voltage – Continuous – Single Pulse ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$	$\pm 15$ $\pm 20$	Vdc Vpk
Drain Current – Continuous – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_D$ $I_{D100}$ $I_{DM}$	75 59 225	Adc Adc Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	150 1.0	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $175$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $I_L = 75\text{ Apk}$ , $L = 0.1\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	280	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.0 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**75 AMPERES**  
**25 VOLTS**  
 **$R_{DS(on)} = 9\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP75N03HDL = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP75N03HDL	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP75N03HDL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mA) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	25	–	–	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	–	100 500	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 V)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25 mA) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0	1.5	2.0	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 37.5 Adc)	R <sub>DS(on)</sub>	–	6.0	9.0	mΩ
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 75 Adc) (I <sub>D</sub> = 37.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	–	–	0.68 0.6	Vdc
Forward Transconductance (V <sub>DS</sub> = 3.0 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	15	55	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	4025	5635	pF
Output Capacitance		C <sub>oss</sub>	–	1353	1894	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	307	430	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 5.0 Vdc, R <sub>g</sub> = 4.7 Ω)	t <sub>d(on)</sub>	–	24	48	ns
Rise Time		t <sub>r</sub>	–	493	986	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	60	120	
Fall Time		t <sub>f</sub>	–	149	300	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	–	61	122	nC
		Q <sub>1</sub>	–	14	28	
		Q <sub>2</sub>	–	33	66	
		Q <sub>3</sub>	–	27	54	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	–	0.97 0.87	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	58	–	ns
		t <sub>a</sub>	–	27	–	
		t <sub>b</sub>	–	30	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.088	–	μC

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTP75N03HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTP75N03HDL




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current



SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

# MTP75N03HDL

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTP75N05HD

Preferred Device

## Power MOSFET 75 Amps, 50 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy-efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low-voltage, high-speed switching applications in power supplies, converters and PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients.

- SPICE Parameters Available
- Diode is Characterized for Use in Bridge Circuits
- Diode Exhibits High Speed, Yet Soft Recovery
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Avalanche Energy Specified

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	50	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	50	Vdc
Gate-Source Voltage - Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current - Continuous	$I_D$	75	Adc
- Continuous @ $100^\circ\text{C}$	$I_D$	65	
- Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	225	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	150 1	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy - Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vpk}$ , $I_L = 75\text{ Apk}$ , $L = 0.177\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	500	mJ
Thermal Resistance - Junction to Case - Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.00 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**75 AMPERES**  
**50 VOLTS**  
 **$R_{DS(on)} = 9.5\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP75N05HD = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP75N05HD	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP75N05HD

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	(C <sub>pk</sub> ≥ 2.0) (Note 3.) V <sub>(BR)DSS</sub>	50 –	– 54.9	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 50 Vdc, V <sub>GS</sub> = 0) (V <sub>DS</sub> = 50 Vdc, V <sub>GS</sub> = 0, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	(C <sub>pk</sub> ≥ 1.5) (Note 3.) V <sub>GS(th)</sub>	2.0 –	– 6.3	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 37.5 Adc)	(C <sub>pk</sub> ≥ 3.0) (Note 3.) R <sub>DS(on)</sub>	–	7.0	9.5	mW
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 75 Adc) (I <sub>D</sub> = 37.5 Adc, T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>	– –	– –	0.86 0.64	Vdc
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 20 Adc)	g <sub>FS</sub>	15	–	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz) (C <sub>pk</sub> ≥ 2.0)(2)	C <sub>iss</sub>	–	2600	3900	pF
Output Capacitance		C <sub>oss</sub>	–	1000	1300	
Transfer Capacitance		C <sub>rss</sub>	–	230	300	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	15	30	ns
Rise Time		t <sub>r</sub>	–	170	340	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	70	140	
Fall Time		t <sub>f</sub>	–	100	200	
Gate Charge	(V <sub>DS</sub> = 40 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	71	100	nC
		Q <sub>1</sub>	–	13	–	
		Q <sub>2</sub>	–	33	–	
		Q <sub>3</sub>	–	26	–	

### SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0) (I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0, T <sub>J</sub> = 150°C) (C <sub>pk</sub> ≥ 10)(2)	V <sub>SD</sub>	– –	0.97 0.88	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 37.5 Adc, V <sub>GS</sub> = 0, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	57	–	ns
		t <sub>a</sub>	–	40	–	
		t <sub>b</sub>	–	17	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.17	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTP75N05HD

## TYPICAL ELECTRICAL CHARACTERISTICS (Note 4.)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

4. Pulse Tests: Pulse Width  $\leq 250 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board-mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTP75N05HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.


The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**



**Figure 11. Reverse Recovery Time ( $t_{rr}$ )**

# MTP75N05HD

## SAFE OPERATING AREA


The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance—General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r, t_f$ ) does not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .


A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



**Figure 12. Maximum Rated Forward Biased Safe Operating Area**



**Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature**



# MTP75N05HD




Figure 14. Thermal Response

# MTP75N06HD

Preferred Device

## Power MOSFET 75 Amps, 60 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low-voltage, high-speed switching applications in power supplies, converters and PWM motor controls, and inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched, and to offer additional safety margin against unexpected voltage transients.

- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Avalanche Energy Specified

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage – Continuous – Single Pulse	$V_{GS}$	$\pm 20$ $\pm 30$	Vdc Vpk
Drain Current – Continuous – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	75 50 225	Adc Adc Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	150 1.0	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to 175	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 75\text{ Apk}$ , $L = 0.177\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	500	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.0 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>


**75 AMPERES**  
**60 VOLTS**  
 **$R_{DS(on)} = 10\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



TO-220AB  
CASE 221A  
STYLE 5



MTP75N06HD = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP75N06HD	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP75N06HD

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	60 –	68 60.4	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0 V)	I <sub>GSS</sub>	–	5.0	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	3.0 8.38	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 37.5 Adc)	R <sub>DS(on)</sub>	–	8.3	10	mΩ
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 75 Adc) (I <sub>D</sub> = 37.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	0.7 0.53	0.9 0.8	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 37.5 Adc)	g <sub>FS</sub>	15	32	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	2800	3920	pF
Output Capacitance		C <sub>oss</sub>	–	928	1300	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	180	252	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DS</sub> = 30 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	18	26	ns
Rise Time		t <sub>r</sub>	–	218	306	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	67	94	
Fall Time		t <sub>f</sub>	–	125	175	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 75 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	71	100	nC
		Q <sub>1</sub>	–	16.3	–	
		Q <sub>2</sub>	–	31	–	
		Q <sub>3</sub>	–	29.4	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.97 0.88	1.1 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 75 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	56	–	ns
		t <sub>a</sub>	–	44	–	
		t <sub>b</sub>	–	12	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.103	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	3.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.
3. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTP75N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTP75N06HD



**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MTP75N06HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_J(MAX) - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTP75N06HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform



# MTP7N20E

Preferred Device

## Power MOSFET 7 Amps, 200 Volts N-Channel TO-220

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	200	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	200	Vdc
Gate-to-Source Voltage – Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current – Continuous – Continuous @ $100^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	7.0 3.8 21	Adc Adc Apk
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	50 0.4	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 80\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 7.0\text{ Adc}$ , $L = 10\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	74	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	2.5 62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$




ON Semiconductor™

<http://onsemi.com>

**7 AMPERES**  
**200 VOLTS**  
 **$R_{DS(on)} = 700\text{ m}\Omega$**



### MARKING DIAGRAM & PIN ASSIGNMENT



MTP7N20E = Device Code  
LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTP7N20E	TO-220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTP7N20E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 0.25 mAdc) Temperature Coefficient (positive)	V <sub>(BR)DSS</sub>	200 –	– 689	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (negative)	V <sub>GS(th)</sub>	2.0 –	3.1 7.1	4.0 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.5 Adc)	R <sub>DS(on)</sub>	–	0.46	0.7	Ohm
Drain-to-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 7.0 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	3.4 –	5.9 5.1	Vdc
Forward Transconductance (V <sub>DS</sub> = 14 Vdc, I <sub>D</sub> = 3.5 Adc)	g <sub>FS</sub>	1.5	–	–	mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	342	480	pF
Output Capacitance		C <sub>oss</sub>	–	92	130	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	27	55	

### SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V <sub>DD</sub> = 100 Vdc, I <sub>D</sub> = 7.0 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	8.8	17.6	ns
Rise Time		t <sub>r</sub>	–	29	58	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	22	44	
Fall Time		t <sub>f</sub>	–	20	40.8	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 160 Vdc, I <sub>D</sub> = 7.0 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	13.7	21	nC
		Q <sub>1</sub>	–	3.3	–	
		Q <sub>2</sub>	–	6.6	–	
		Q <sub>3</sub>	–	5.9	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (Note 1.)	(I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.02 0.9	1.2 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 7.0 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	138	–	ns
		t <sub>a</sub>	–	93	–	
		t <sub>b</sub>	–	45	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.74	–	μC

### INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L <sub>d</sub>	– –	3.5 4.5	– –	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L <sub>s</sub>	–	7.5	–	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
2. Switching characteristics are independent of operating junction temperature.

# MTP7N20E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

# MTP7N20E




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTP7N20E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTSF1P02HD

Preferred Device

## Advance Information Power MOSFET 1 Amp, 20 Volts P-Channel Micro8™

These Power MOSFET devices are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. Micro8 devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Miniature Micro8 Surface Mount Package – Saves Board Space
- Extremely Low Profile (<1.1mm) for thin applications such as PCMCIA cards
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided





ON Semiconductor™

<http://onsemi.com>


**1 AMPERE  
20 VOLTS  
RDS(on) = 160 mΩ**

P-Channel




Micro8  
CASE 846A  
STYLE 1

MARKING  
DIAGRAM



WW = Date Code

PIN ASSIGNMENT



Top View

ORDERING INFORMATION

Device	Package	Shipping
MTSF1P02HDR2	Micro8	4000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

# MTSF1P02HD

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted) \*

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	20	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	V <sub>DGR</sub>	20	Vdc
Gate-to-Source Voltage – Continuous	V <sub>GS</sub>	± 8.0	Vdc
Drain Current – Continuous @ T <sub>A</sub> = 25°C (Note 2.) – Continuous @ T <sub>A</sub> = 70°C (Note 2.) – Pulsed Drain Current (Note 3.)	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	1.8 1.6 14.4	Adc Adc Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1.) Linear Derating Factor (Note 1.)	P <sub>D</sub>	1.8 14.3	Watts mW/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 2.) Linear Derating Factor (Note 2.)	P <sub>D</sub>	0.78 6.25	Watts mW/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 55 to 150	°C

## THERMAL RESISTANCE

Rating	Symbol	Typ.	Max.	Unit
Thermal Resistance – Junction to Ambient, PCB Mount (Note 1.)	R <sub>θJA</sub>	55	70	°C/W
– Junction to Ambient, PCB Mount (Note 2.)	R <sub>θJA</sub>	125	160	

\*Negative signs for P-Channel device omitted for clarity.

1. When mounted on 1" square FR-4 or G-10 board (V<sub>GS</sub> = 4.5 V, @ Steady State)
2. When mounted on minimum recommended FR-4 or G-10 board (V<sub>GS</sub> = 4.5 V, @ Steady State)
3. Repetitive rating; pulse width limited by maximum junction temperature.



# MTSF1P02HD

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted) (Note 4.)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 4. & 6.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– 12.8	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 10	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 8.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 5.)

Gate Threshold Voltage (C <sub>pk</sub> ≥ 2.0) (Note 6.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	0.6 –	0.8 2.5	– –	Vdc mV/°C
Static Drain–to–Source On–Resistance (Note 6.) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.8 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 0.9 Adc)	R <sub>DS(on)</sub>	– –	120 160	160 190	mΩ
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 0.9 Adc) (Note 4.)	g <sub>FS</sub>	2.0	4.0	–	Mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 10 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	440	–	pF
Output Capacitance		C <sub>oss</sub>	–	300	–	
Transfer Capacitance		C <sub>rss</sub>	–	150	–	

## SWITCHING CHARACTERISTICS (Note 6.)

Turn–On Delay Time	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 1.8 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 4.)	t <sub>d(on)</sub>	–	15	–	ns
Rise Time		t <sub>r</sub>	–	35	–	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	55	–	
Fall Time		t <sub>f</sub>	–	75	–	
Turn–On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 0.9 Adc, V <sub>GS</sub> = 2.7 Vdc, R <sub>G</sub> = 6.0 Ω) (Note 4.)	t <sub>d(on)</sub>	–	20	–	ns
Rise Time		t <sub>r</sub>	–	93	–	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	50	–	
Fall Time		t <sub>f</sub>	–	75	–	
Gate Charge	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 1.8 Adc, V <sub>GS</sub> = 4.5 Vdc)	Q <sub>T</sub>	–	11	22	nC
		Q <sub>1</sub>	–	0.7	–	
		Q <sub>2</sub>	–	5.5	–	
		Q <sub>3</sub>	–	3.8	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 1.8 Adc, V <sub>GS</sub> = 0 Vdc) (Note 4.) (I <sub>S</sub> = 1.8 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.24 0.9	2.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 1.8 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 4.)	t <sub>rr</sub>	–	120	–	ns
		t <sub>a</sub>	–	33	–	
		t <sub>b</sub>	–	87	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	0.223	–	μC

4. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperature.

6. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTSF1P02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTSF1P02HD



**Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 11. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 10. Diode Forward Voltage versus Current**

# MTSF1P02HD




Figure 11. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curve (Figure 12) defines the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

# MTSF1P02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





Figure 15. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE Micro8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**Micro8 POWER DISSIPATION**

The power dissipation of the Micro8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the Micro8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 1.8 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{70^\circ\text{C/W}} = 1.8 \text{ Watts}$$

The 70°C/W for the Micro8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 1.8 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 16. Typical Solder Heating Profile





# MTSF3N02HD

Preferred Device

## Power MOSFET 3 Amps, 20 Volts N-Channel Micro8™

These Power MOSFET devices are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. Micro8 devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Miniature Micro8 Surface Mount Package – Saves Board Space
- Extremely Low Profile (<1.1mm) for thin applications such as PCMCIA cards
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided




**ON Semiconductor™**


<http://onsemi.com>

**3 AMPERES  
20 VOLTS  
RDS(on) = 40 mΩ**


N-Channel



### MARKING DIAGRAM




Micro8  
CASE 846A  
STYLE 1



WW = Date Code

### PIN ASSIGNMENT



Top View

### ORDERING INFORMATION

Device	Package	Shipping
MTSF3N02HDR2	Micro8	4000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTSF3N02HD

## MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating		Symbol	Max	Unit
Drain-to-Source Voltage		$V_{DSS}$	20	V
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )		$V_{DGR}$	20	V
Gate-to-Source Voltage – Continuous		$V_{GS}$	$\pm 8.0$	V
1" SQ. FR-4 or G-10 PCB Figure 1 below  Steady State	Thermal Resistance – Junction to Ambient	$R_{THJA}$	70	$^\circ\text{C/W}$
	Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.79	Watts
	Linear Derating Factor		14.29	$\text{mW}/^\circ\text{C}$
	Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	6.1	A
	Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	4.9	A
	Pulsed Drain Current (Note 1.)	$I_{DM}$	49	A
Minimum FR-4 or G-10 PCB Figure 2 below  Steady State	Thermal Resistance – Junction to Ambient	$R_{THJA}$	160	$^\circ\text{C/W}$
	Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.78	Watts
	Linear Derating Factor		6.25	$\text{mW}/^\circ\text{C}$
	Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	4.0	A
	Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	3.2	A
	Pulsed Drain Current (Note 1.)	$I_{DM}$	32	A
Operating and Storage Temperature Range		$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$

1. Repetitive rating; pulse width limited by maximum junction temperature.




Figure 1. 1" Square FR-4 or G-10 PCB




Figure 2. Minimum FR-4 or G-10 PCB

# MTSF3N02HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 2. & 4.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	20 –	– 16	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 8.0 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (C <sub>pk</sub> ≥ 2.0) (Note 4.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	0.7 –	0.98 2.65	1.1 –	Vdc mV/°C
Static Drain-to-Source On-Resistance (C <sub>pk</sub> ≥ 2.0) (Note 4.) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 3.8 Adc) (V <sub>GS</sub> = 2.7 Vdc, I <sub>D</sub> = 1.9 Adc)	R <sub>DS(on)</sub>	– –	30 40	40 50	mΩ
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 1.9 Adc) (Note 2.)	g <sub>FS</sub>	4.0	7.5	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	475	–	pF
Output Capacitance		C <sub>oss</sub>	–	255	–	
Transfer Capacitance		C <sub>rss</sub>	–	110	–	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 3.8 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6 Ω) (Note 2.)	t <sub>d(on)</sub>	–	9.5	–	ns
Rise Time		t <sub>r</sub>	–	45	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	50	–	
Fall Time		t <sub>f</sub>	–	62	–	
Turn-On Delay Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 1.9 Adc, V <sub>GS</sub> = 2.7 Vdc, R <sub>G</sub> = 6 Ω) (Note 2.)	t <sub>d(on)</sub>	–	19	–	ns
Rise Time		t <sub>r</sub>	–	130	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	38	–	
Fall Time		t <sub>f</sub>	–	47	–	
Gate Charge	(V <sub>DS</sub> = 16 Vdc, I <sub>D</sub> = 3.8 Adc, V <sub>GS</sub> = 4.5 Vdc)	Q <sub>T</sub>	–	12	17	nC
		Q <sub>1</sub>	–	1.0	–	
		Q <sub>2</sub>	–	5.0	–	
		Q <sub>3</sub>	–	3.5	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 3.8 Adc, V <sub>GS</sub> = 0 Vdc) (Note 2.) (I <sub>S</sub> = 3.8 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.83 0.68	1.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 3.8 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 2.)	t <sub>rr</sub>	–	46	–	ns
		t <sub>a</sub>	–	23	–	
		t <sub>b</sub>	–	23	–	
Reverse Recovery Storage Charge		Q <sub>R</sub>	–	0.05	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

4. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTSF3N02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Region Characteristics




Figure 4. Transfer Characteristics




Figure 5. On-Resistance versus Gate-to-Source Voltage




Figure 6. On-Resistance versus Drain Current and Gate Voltage




Figure 7. On-Resistance Variation with Temperature




Figure 8. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 11) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 9. Capacitance Variation

## MTSF3N02HD



**Figure 10. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 11. Resistive Switching Time Variation versus Gate Resistance**

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 12. Diode Forward Voltage versus Current**

# MTSF3N02HD




Figure 13. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed  $10 \mu\text{s}$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(\text{MAX})} - T_C)/(R_{\theta JC})$ .




Figure 14. Maximum Rated Forward Biased Safe Operating Area



# MTSF3N02HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 15. Thermal Response





Figure 16. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE Micro8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**Micro8 POWER DISSIPATION**

The power dissipation of the Micro8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the Micro8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 0.78 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{160^\circ\text{C/W}} = 0.78 \text{ Watts}$$

The 160°C/W for the Micro8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 0.78 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 17. Typical Solder Heating Profile

# MTSF3N02HD

## TAPE & REEL INFORMATION


### Micro8

Dimensions are shown in millimeters (inches)



**NOTES:**

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.



**NOTES:**

1. CONFORMS TO EIA-481-1.
2. CONTROLLING DIMENSION: MILLIMETER.
3. INCLUDES FLANGE DISTORTION AT OUTER EDGE.
4. DIMENSION MEASURED AT INNER HUB.

# MTSF3N03HD

Preferred Device

## Power MOSFET 3 Amps, 30 Volts N-Channel Micro8™

These Power MOSFET devices are capable of withstanding high energy in the avalanche and commutation modes and the drain-to-source diode has a very low reverse recovery time. Micro8 devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc-dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Miniature Micro8 Surface Mount Package – Saves Board Space
- Extremely Low Profile (<1.1 mm) for thin applications such as PCMCIA cards
- Ultra Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive – Can Be Driven by Logic ICs
- Diode Is Characterized for Use In Bridge Circuits
- Diode Exhibits High Speed, With Soft Recovery
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for Micro8 Package Provided




**ON Semiconductor™**


<http://onsemi.com>

**3 AMPERES  
30 VOLTS  
RDS(on) = 40 mΩ**


N-Channel



### MARKING DIAGRAM




Micro8  
CASE 846A  
STYLE 1



WW = Date Code

### PIN ASSIGNMENT



Top View

### ORDERING INFORMATION

Device	Package	Shipping
MTSF3N03HDR2	Micro8	4000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# MTSF3N03HD

## MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating		Symbol	Max	Unit
Drain-to-Source Voltage		$V_{DSS}$	30	V
Drain-to-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )		$V_{DGR}$	30	V
Gate-to-Source Voltage – Continuous		$V_{GS}$	$\pm 20$	V
1" SQ. FR-4 or G-10 PCB Figure 1 below  Steady State	Thermal Resistance – Junction to Ambient	$R_{THJA}$	70	$^\circ\text{C/W}$
	Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	1.79	Watts
	Linear Derating Factor		14.29	$\text{mW}/^\circ\text{C}$
	Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	5.7	A
	Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	4.5	A
	Pulsed Drain Current (Note 1.)	$I_{DM}$	45	A
Minimum FR-4 or G-10 PCB Figure 2 below  Steady State	Thermal Resistance – Junction to Ambient	$R_{THJA}$	160	$^\circ\text{C/W}$
	Total Power Dissipation @ $T_A = 25^\circ\text{C}$	$P_D$	0.78	Watts
	Linear Derating Factor		6.25	$\text{mW}/^\circ\text{C}$
	Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$I_D$	3.8	A
	Continuous @ $T_A = 70^\circ\text{C}$	$I_D$	3.0	A
	Pulsed Drain Current (Note 1.)	$I_{DM}$	30	A
Operating and Storage Temperature Range		$T_J, T_{stg}$	- 55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 30\text{ Vdc}$ , $V_{GS} = 5.0\text{ Vdc}$ , Peak $I_L = 9.0\text{ Apk}$ , $L = 5.0\text{ mH}$ , $R_G = 25\ \Omega$ )		EAS	200	mJ

1. Repetitive rating; pulse width limited by maximum junction temperature.




Figure 1. 1" Square FR-4 or G-10 PCB




Figure 2. Minimum FR-4 or G-10 PCB

# MTSF3N03HD

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (C <sub>pk</sub> ≥ 2.0) (Notes 2. & 4.) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	30 –	– 27	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	1.0 25	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

### ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (C <sub>pk</sub> ≥ 2.0) (Note 4.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	1.0 –	1.5 4.5	– –	Vdc mV/°C
Static Drain-to-Source On-Resistance (C <sub>pk</sub> ≥ 2.0) (Note 4.) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.8 Adc) (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 1.9 Adc)	R <sub>DS(on)</sub>	– –	35 45	40 60	mΩ
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 1.9 Adc)	g <sub>FS</sub>	2.0	–	–	Mhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	420	–	pF
Output Capacitance		C <sub>oss</sub>	–	190	–	
Transfer Capacitance		C <sub>rss</sub>	–	65	–	

### SWITCHING CHARACTERISTICS (Note 3.)

Turn-On Delay Time	(V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 3.7 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6 Ω) (Note 2.)	t <sub>d(on)</sub>	–	7.0	–	ns
Rise Time		t <sub>r</sub>	–	19	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	32	–	
Fall Time		t <sub>f</sub>	–	36	–	
Turn-On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 1.9 Adc, V <sub>GS</sub> = 4.5 Vdc, R <sub>G</sub> = 6 Ω) (Note 2.)	t <sub>d(on)</sub>	–	7.0	–	ns
Rise Time		t <sub>r</sub>	–	11	–	
Turn-Off Delay Time		t <sub>d(off)</sub>	–	29	–	
Fall Time		t <sub>f</sub>	–	23	–	
Gate Charge	(V <sub>DS</sub> = 24 Vdc, I <sub>D</sub> = 3.7 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	18.5	26	nC
		Q <sub>1</sub>	–	1.4	–	
		Q <sub>2</sub>	–	5.5	–	
		Q <sub>3</sub>	–	7.1	–	

### SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage	(I <sub>S</sub> = 3.7 Adc, V <sub>GS</sub> = 0 Vdc) (Note 2.) (I <sub>S</sub> = 3.7 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.82 0.7	1.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 3.7 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs) (Note 2.)	t <sub>rr</sub>	–	28	–	ns
		t <sub>a</sub>	–	14	–	
		t <sub>b</sub>	–	14	–	
Reverse Recovery Storage Charge		Q <sub>R</sub>	–	0.028	–	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

3. Switching characteristics are independent of operating junction temperature.

4. Reflects typical values.

$$C_{pk} = \left| \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right|$$

# MTSF3N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 3. On-Region Characteristics




Figure 4. Transfer Characteristics




Figure 5. On-Resistance versus Gate-to-Source Voltage




Figure 6. On-Resistance versus Drain Current and Gate Voltage




Figure 7. On-Resistance Variation with Temperature




Figure 8. Drain-to-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 11) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 9. Capacitance Variation

# MTSF3N03HD



**Figure 10. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 11. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS


The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 13. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high  $di/dt$ s. The diode's negative  $di/dt$  during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive  $di/dt$  during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher  $di/dt$  than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.



**Figure 12. Diode Forward Voltage versus Current**

# MTSF3N03HD




Figure 13. Reverse Recovery Time ( $t_{rr}$ )

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curve (Figure 14) defines the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance – General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R\theta_{JC})$ .

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 15). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.




Figure 14. Maximum Rated Forward Biased Safe Operating Area




Figure 15. Maximum Avalanche Energy versus Starting Junction Temperature

# MTSF3N03HD

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 16. Thermal Response





Figure 17. Diode Reverse Recovery Waveform

**INFORMATION FOR USING THE Micro8 SURFACE MOUNT PACKAGE**

**MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS**

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



**Micro8 POWER DISSIPATION**

The power dissipation of the Micro8 is a function of the input pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the Micro8 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values

into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 0.78 Watts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{160^\circ\text{C/W}} = 0.78 \text{ Watts}$$

The 160°C/W for the Micro8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 0.78 Watts using the footprint shown. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using board material such as Thermal Clad, the power dissipation can be doubled using the same footprint.

**SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 18 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




Figure 18. Typical Solder Heating Profile



# MTW32N20E

Preferred Device

## Power MOSFET 32 Amps, 200 Volts N-Channel TO-247

This advanced Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Isolated Mounting Hole

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)



Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	200	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	200	Vdc
Gate-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	Vdc
Drain Current – Continuous	$I_D$	32	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	19	
– Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_{DM}$	128	Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	180 1.44	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 50\text{ Vdc}$ , $V_{GS} = 10\text{ Vpk}$ , $I_L = 32\text{ Apk}$ , $L = 1.58\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	810	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.7 40	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



ON Semiconductor™


<http://onsemi.com>

**32 AMPERES  
200 VOLTS  
 $R_{DS(on)} = 75\text{ m}\Omega$**



TO-247AE  
CASE 340K  
Style 1

### MARKING DIAGRAM & PIN ASSIGNMENT



LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTW32N20E	TO-247	30 Units/Rail

Preferred devices are recommended choices for future use and best overall value.



# MTW32N20E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	200 –	– 247	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0) (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	250 1000	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	– 8.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 16 Adc)	R <sub>DS(on)</sub>	–	0.064	0.075	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 32 Adc) (I <sub>D</sub> = 16 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	– –	3.0 2.7	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 16 Adc)	g <sub>FS</sub>	12	–	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	3600	5000	pF
Output Capacitance		C <sub>oss</sub>	–	130	250	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	690	1000	

## SWITCHING CHARACTERISTICS (Notes 1. & 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 100 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 6.2 Ω)	t <sub>d(on)</sub>	–	25	50	ns
Rise Time		t <sub>r</sub>	–	120	240	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	75	150	
Fall Time		t <sub>f</sub>	–	91	182	
Gate Charge	(V <sub>DS</sub> = 160 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	85	120	nC
		Q <sub>1</sub>	–	12	–	
		Q <sub>2</sub>	–	40	–	
		Q <sub>3</sub>	–	30	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS (Note 1.)

Forward On–Voltage	(I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0) (I <sub>S</sub> = 16 Adc, V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.1 0.9	2.0 –	Vdc
Reverse Recovery Time	(I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	280	–	ns
		t <sub>a</sub>	–	195	–	
		t <sub>b</sub>	–	85	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	2.94	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	5.0	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	13	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTW32N20E




Figure 9. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 8. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance-General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10µs. In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTW32N20E

## SAFE OPERATING AREA




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 11. Thermal Response

# MTW32N25E

Preferred Device

## Power MOSFET 32 Amps, 250 Volts N-Channel TO-247

This advanced Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Isolated Mounting Hole Reduces Mounting Hardware

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)



Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	250	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	250	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 40$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	32	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	25	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	96	Apk
Total Power Dissipation	$P_D$	250	Watts
Derate above $25^\circ\text{C}$		2.0	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 100\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 20\text{ Apk}$ , $L = 3.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	600	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	0.50	$^\circ\text{C}/\text{W}$
– Junction to Ambient	$R_{\theta JA}$	40	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



ON Semiconductor™


<http://onsemi.com>

**32 AMPERES**  
**250 VOLTS**  
 **$R_{DS(on)} = 80\text{ m}\Omega$**



TO-247AE  
CASE 340K  
Style 1

### MARKING DIAGRAM & PIN ASSIGNMENT



LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTW32N25E	TO-247	30 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTW32N25E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	250 –	300 380	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 250 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 250 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	– 7.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 16 Adc)	R <sub>DS(on)</sub>	–	0.07	0.08	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 32 Adc) (I <sub>D</sub> = 16 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	2.2 –	2.6 2.5	Vdc
Forward Transconductance (V <sub>DS</sub> = 15 Vdc, I <sub>D</sub> = 16 Adc)	g <sub>FS</sub>	11	20	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	3800	5350	pF
Output Capacitance		C <sub>oss</sub>	–	726	1020	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	183	370	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 125 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	31	60	ns
Rise Time		t <sub>r</sub>	–	133	266	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	93	186	
Fall Time		t <sub>f</sub>	–	108	216	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 200 Vdc, I <sub>D</sub> = 32 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	97	136	nC
		Q <sub>1</sub>	–	22	–	
		Q <sub>2</sub>	–	43	–	
		Q <sub>3</sub>	–	41	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.0 0.92	1.5 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 32 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	312	–	ns
		t <sub>a</sub>	–	220	–	
		t <sub>b</sub>	–	93	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	3.6	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	13	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{GSP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

# MTW32N25E




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance—General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTW32N25E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 14. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 12. Thermal Response




Figure 13. Diode Reverse Recovery Waveform

# MTW35N15E

Preferred Device

## Power MOSFET 35 Amps, 150 Volts N-Channel TO-247

This advanced Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Isolated Mounting Hole Reduces Mounting Hardware

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)



Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	150	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	150	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 40$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	35	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	26.9	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	105	Apk
Total Power Dissipation	$P_D$	180	Watts
Derate above $25^\circ\text{C}$		1.45	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 80\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 20\text{ Apk}$ , $L = 3.0\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	600	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	0.70	$^\circ\text{C}/\text{W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



ON Semiconductor™


<http://onsemi.com>

**35 AMPERES**  
**150 VOLTS**  
 **$R_{DS(on)} = 50\text{ m}\Omega$**



TO-247AE  
CASE 340K  
Style 1

### MARKING DIAGRAM & PIN ASSIGNMENT



LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTW35N15E	TO-247	30 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTW35N15E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	150 –	– 210	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 150 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	– 7.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 17.5 Adc)	R <sub>DS(on)</sub>	–	–	0.05	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 35 Adc) (I <sub>D</sub> = 17.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	1.45 –	1.8 1.7	Vdc
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 17.5 Adc)	g <sub>FS</sub>	11	18	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	3600	5040	pF
Output Capacitance		C <sub>oss</sub>	–	855	1170	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	165	330	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 75 Vdc, I <sub>D</sub> = 35 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	28	56	ns
Rise Time		t <sub>r</sub>	–	170	346	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	90	180	
Fall Time		t <sub>f</sub>	–	103	210	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 120 Vdc, I <sub>D</sub> = 35 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	98	137	nC
		Q <sub>1</sub>	–	19	–	
		Q <sub>2</sub>	–	49	–	
		Q <sub>3</sub>	–	40	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 35 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 35 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.95 0.9	1.5 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 35 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	200	–	ns
		t <sub>a</sub>	–	167	–	
		t <sub>b</sub>	–	32	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	1.63	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	13	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG} / (V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG} / V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTW35N15E




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



# MTW35N15E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTW45N10E

Preferred Device

## Power MOSFET 45 Amps, 100 Volts N-Channel TO-247

This advanced Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature
- Isolated Mounting Hole Reduces Mounting Hardware

### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)



Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	100	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0\text{ M}\Omega$ )	$V_{DGR}$	100	Vdc
Gate-Source Voltage	$V_{GS}$	$\pm 20$	Vdc
– Continuous	$V_{GSM}$	$\pm 40$	Vpk
– Non-Repetitive ( $t_p \leq 10\text{ ms}$ )			
Drain Current – Continuous	$I_D$	45	Adc
– Continuous @ $100^\circ\text{C}$	$I_D$	34.6	
– Single Pulse ( $t_p \leq 10\text{ }\mu\text{s}$ )	$I_{DM}$	135	Apk
Total Power Dissipation	$P_D$	180	Watts
Derate above $25^\circ\text{C}$		1.44	$\text{W}/^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	$-55$ to $150$	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , $I_L = 45\text{ Apk}$ , $L = 0.8\text{ mH}$ , $R_G = 25\text{ }\Omega$ )	$E_{AS}$	810	mJ
Thermal Resistance – Junction to Case	$R_{\theta JC}$	0.70	$^\circ\text{C}/\text{W}$
– Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, $1/8''$ from case for 10 seconds	$T_L$	260	$^\circ\text{C}$



ON Semiconductor™


<http://onsemi.com>

**45 AMPERES**  
**100 VOLTS**  
 **$R_{DS(on)} = 35\text{ m}\Omega$**



TO-247AE  
CASE 340K  
Style 1

### MARKING DIAGRAM & PIN ASSIGNMENT



LL = Location Code  
Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
MTW45N10E	TO-247	30 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

# MTW45N10E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	100 –	– 116	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 100 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2.0 –	– 7.0	4.0 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 22.5 Adc)	R <sub>DS(on)</sub>	–	0.027	0.035	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 45 Adc) (I <sub>D</sub> = 22.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	1.13 –	2.16 1.53	Vdc
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 22.5 Adc)	g <sub>FS</sub>	12	–	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>iss</sub>	–	3480	5000	pF
Output Capacitance		C <sub>oss</sub>	–	1240	2000	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	315	650	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 50 Vdc, I <sub>D</sub> = 45 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 9.1 Ω)	t <sub>d(on)</sub>	–	25	50	ns
Rise Time		t <sub>r</sub>	–	234	470	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	83	170	
Fall Time		t <sub>f</sub>	–	116	240	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 80 Vdc, I <sub>D</sub> = 45 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	106	220	nC
		Q <sub>1</sub>	–	26	–	
		Q <sub>2</sub>	–	54	–	
		Q <sub>3</sub>	–	44	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 45 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 45 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	1.09 1.04	1.635 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 45 Adc, V <sub>GS</sub> = 0 Vdc, di <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	166	–	ns
		t <sub>a</sub>	–	118	–	
		t <sub>b</sub>	–	48	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	1.1	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	7.5	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

# MTW45N10E

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{GSP})$$

$$t_f = Q_2 \times R_G / V_{GSP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.






Figure 7. Capacitance Variation

# MTW45N10E




**Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



**Figure 10. Diode Forward Voltage versus Current**

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance-General Data and Its Use.”

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(MAX)} - T_C)/(R_{\theta JC})$ .

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTW45N10E

## SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

# MTY55N20E

Preferred Device

## Power MOSFET 55 Amps, 200 Volts

### N-Channel TO-264

This advanced Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters, PWM motor controls, and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$  and  $V_{DS(on)}$  Specified at Elevated Temperature

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	200	Vdc
Drain-Gate Voltage ( $R_{GS} = 1\text{ M}\Omega$ )	$V_{DGR}$	200	Vdc
Gate-Source Voltage – Continuous – Non-Repetitive ( $t_p \leq 10\text{ ms}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current – Continuous @ $T_C = 25^\circ\text{C}$ – Single Pulse ( $t_p \leq 10\ \mu\text{s}$ )	$I_D$ $I_{DM}$	55 165	Adc Apk
Total Power Dissipation Derate above $25^\circ\text{C}$	$P_D$	300 2.38	Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 80\text{ Vdc}$ , $V_{GS} = 10\text{ Vdc}$ , Peak $I_L = 110\text{ Apk}$ , $L = 0.3\text{ mH}$ , $R_G = 25\ \Omega$ )	$E_{AS}$	3000	mJ
Thermal Resistance – Junction to Case – Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.42 40	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$





ON Semiconductor™

<http://onsemi.com>


**55 AMPERES**  
**200 VOLTS**  
 **$R_{DS(on)} = 28\text{ m}\Omega$**

N-Channel



TO-264  
CASE 340G  
Style 1

#### MARKING DIAGRAM & PIN ASSIGNMENT



LL = Location Code  
Y = Year  
WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MTY55N20E	TO-264	25 Units/Rail

Preferred devices are recommended choices for future use and best overall value.



# MTY55N20E

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μA) Temperature Coefficient (Positive)	V <sub>(BR)DSS</sub>	200 –	– 250	– –	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 200 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	– –	– –	10 200	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSS</sub>	–	–	100	nAdc

## ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Threshold Temperature Coefficient (Negative)	V <sub>GS(th)</sub>	2 –	– 7	4 –	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 27.5 Adc)	R <sub>DS(on)</sub>	–	–	0.028	Ohm
Drain–Source On–Voltage (V <sub>GS</sub> = 10 Vdc) (I <sub>D</sub> = 55 Adc) (I <sub>D</sub> = 27.5 Adc, T <sub>J</sub> = 125°C)	V <sub>DS(on)</sub>	– –	1.3 –	1.6 1.8	Vdc
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 27.5 Adc)	g <sub>FS</sub>	30	37	–	mhos

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1 MHz)	C <sub>iss</sub>	–	7200	10080	pF
Output Capacitance		C <sub>oss</sub>	–	1800	2520	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	460	920	

## SWITCHING CHARACTERISTICS (Note 2.)

Turn–On Delay Time	(V <sub>DD</sub> = 100 Vdc, I <sub>D</sub> = 55 Adc, V <sub>GS</sub> = 10 Vdc, R <sub>G</sub> = 4.7 Ω)	t <sub>d(on)</sub>	–	33	66	ns
Rise Time		t <sub>r</sub>	–	200	400	
Turn–Off Delay Time		t <sub>d(off)</sub>	–	150	300	
Fall Time		t <sub>f</sub>	–	170	340	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 160 Vdc, I <sub>D</sub> = 55 Adc, V <sub>GS</sub> = 10 Vdc)	Q <sub>T</sub>	–	245	343	nC
		Q <sub>1</sub>	–	33	–	
		Q <sub>2</sub>	–	128	–	
		Q <sub>3</sub>	–	79	–	

## SOURCE–DRAIN DIODE CHARACTERISTICS

Forward On–Voltage	(I <sub>S</sub> = 55 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 55 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	– –	0.75 1.1	1.2 –	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 55 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	–	310	–	ns
		t <sub>a</sub>	–	220	–	
		t <sub>b</sub>	–	90	–	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	–	4.6	–	μC

## INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	L <sub>D</sub>	–	4.5	–	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L <sub>S</sub>	–	13	–	nH

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
2. Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G / (V_{GG} - V_{SGP})$$

$$t_f = Q_2 \times R_G / V_{SGP}$$

where

$V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$

$R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{SGP}$  are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{SGP})]$$

$$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{SGP})$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by  $L di/dt$ , but since  $di/dt$  is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation

## MTY55N20E




Figure 8. Gate Charge versus Gate-to-Source Voltage




Figure 9. Resistive Switching Time Variation versus Gate Resistance

### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of  $25^\circ\text{C}$ . Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance-General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r, t_f$ ) do not exceed  $10 \mu\text{s}$ . In addition the total power averaged over a complete switching cycle must not exceed  $(T_{J(\text{MAX})} - T_C)/(R_{\theta JC})$ .


A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.


Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.

# MTY55N20E


## SAFE OPERATING AREA




**Figure 11. Maximum Rated Forward Biased Safe Operating Area**



**Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature**



**Figure 13. Thermal Response**



**Figure 14. Diode Reverse Recovery Waveform**

# VN0300L

Preferred Device

## Small Signal MOSFET 200 mAmps, 60 Volts N-Channel TO-92



ON Semiconductor™

<http://onsemi.com>



**200 mAmps**  
**60 Volts**  
**RDS(on) = 1.2 Ω**

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	60	V
Drain-Gate Voltage	V <sub>DGR</sub>	60	V
Gate-Source Voltage – Continuous – Non-repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	± 20 ± 40	Vdc Vpk
Continuous Drain Current	I <sub>D</sub>	200	mA
Pulsed Drain Current	I <sub>DM</sub>	500	mA
Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	350 2.8	mW mW/°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	–	°C


### THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>	312.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/16" from case for 10 seconds	T <sub>L</sub>	300	°C



TO-92  
CASE 29  
Style 22

### MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
VN0300L	TO-92	1000 Units/Box
VN0300LRLRA	TO-92	2000 Tape & Reel
VN0300LRLRE	TO-92	2000 Tape & Reel

Preferred devices are recommended choices for future use and best overall value.

# VN0300L

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

### STATIC CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>DS</sub> = 0, I <sub>D</sub> = 10 μA)	V <sub>(BR)DSS</sub>	30	–	V
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 48 Vdc, V <sub>GS</sub> = 0) (V <sub>DS</sub> = 48 Vdc, V <sub>GS</sub> = 0, T <sub>A</sub> = 125°C)	I <sub>DSS</sub>	–	10 500	μA
Gate–Body Leakage (V <sub>DS</sub> = 0, V <sub>GS</sub> = ±30 V)	I <sub>GSS</sub>	–	±100	nA
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA)	V <sub>GS(th)</sub>	0.8	2.5	V
On–State Drain Current (Note 1.) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA)	I <sub>D(on)</sub>	1.0	–	A
Drain–Source On Resistance (Note 1.) (V <sub>GS</sub> = 5.0 V, I <sub>D</sub> = 0.3 A) (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.0 A)	r <sub>DS(on)</sub>	–	3.3 1.2	Ω
Forward Transconductance (Note 1.) (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 0.5 A)	g <sub>fs</sub>	200	–	mS

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 15 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	100	pF
Output Capacitance		C <sub>oss</sub>	–	95	pF
Reverse Transfer Capacitance		C <sub>rss</sub>	–	25	pF

### SWITCHING CHARACTERISTICS

Turn–On Time	(V <sub>DD</sub> = 25 Vdc, I <sub>D</sub> = 1.0 A, R <sub>L</sub> = 24 Ω, R <sub>G</sub> = 25 Ω)	t <sub>on</sub>	–	30	ns
Turn–Off Time		t <sub>off</sub>	–	30	ns

1. Pulse Test; Pulse Width < 300 μs, Duty Cycle ≤ 2.0%.

# VN2222LL

Preferred Device

## Small Signal MOSFET 150 mAmps, 60 Volts N-Channel TO-92

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	60	Vdc
Drain-Gate Voltage ( $R_{GS} = 1.0 \text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-Source Voltage - Continuous - Non-repetitive ( $t_p \leq 50 \mu\text{s}$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Drain Current - Continuous - Pulsed	$I_D$ $I_{DM}$	150 1000	mA <sub>dc</sub>
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	400 3.2	mW mW/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	312.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes, 1/16" from case for 10 seconds	$T_L$	300	$^\circ\text{C}$





ON Semiconductor™

<http://onsemi.com>


**150 mAmps**  
**60 VOLTS**  
 **$R_{DS(on)} = 7.5 \Omega$**

N-Channel



TO-92  
CASE 29  
Style 22

### MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year  
WW = Work Week

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 1393 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.



# VN2222LL

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

### OFF CHARACTERISTICS

Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 100 μAdc)	V <sub>(BR)DSS</sub>	60	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 48 Vdc, V <sub>GS</sub> = 0) (V <sub>DS</sub> = 48 Vdc, V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C)	I <sub>DSS</sub>	–	10 500	μAdc
Gate–Body Leakage Current, Forward (V <sub>GSSF</sub> = 30 Vdc, V <sub>DS</sub> = 0)	I <sub>GSSF</sub>	–	–100	nAdc

### ON CHARACTERISTICS (Note 1.)

Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mAdc)	V <sub>GS(th)</sub>	0.6	2.5	Vdc
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 0.5 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 0.5 Vdc, T <sub>C</sub> = 125°C)	r <sub>DS(on)</sub>	–	7.5 13.5	Ω
Drain–Source On–Voltage (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 200 mAdc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 500 mAdc)	V <sub>DS(on)</sub>	–	1.5 3.75	Vdc
On–State Drain Current (V <sub>GS</sub> = 10 Vdc, V <sub>DS</sub> ≥ 2.0 V <sub>DS(on)</sub> )	I <sub>D(on)</sub>	750	–	mA
Forward Transconductance (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 500 mAdc)	g <sub>fs</sub>	100	–	μmhos

### DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	60	pF
Output Capacitance		C <sub>oss</sub>	–	25	
Reverse Transfer Capacitance		C <sub>rss</sub>	–	5.0	

### SWITCHING CHARACTERISTICS (Note 1.)

Turn–On Delay Time	(V <sub>DD</sub> = 15 Vdc, I <sub>D</sub> = 600 mA, R <sub>gen</sub> = 25 Ω, R <sub>L</sub> = 23 Ω)	t <sub>on</sub>	–	10	ns
Turn–Off Delay Time		t <sub>off</sub>	–	10	

1. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

# VN2222LL




Figure 1. Ohmic Region




Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain-Source On-Resistance




Figure 4. Temperature versus Gate Threshold Voltage

## ORDERING INFORMATION

Device	Package	Shipping
VN2222LL	TO-92	1000 Unit/Box
VN2222LLRL	TO-92	2000 Tape & Reel
VN2222RLRA	TO-92	2000 Tape & Reel
VN2222RLRM	TO-92	1000 Unit/Box

# VN2406L

Preferred Device

## Small Signal MOSFET 200 mAmps, 240 Volts N-Channel TO-92

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	240	Vdc
Drain-Gate Voltage	$V_{DGR}$	60	Vdc
Gate-Source Voltage - Continuous - Non-repetitive ( $t_p \leq 50 \mu s$ )	$V_{GS}$ $V_{GSM}$	$\pm 20$ $\pm 40$	Vdc Vpk
Continuous Drain Current	$I_D$	200	mA <sub>dc</sub>
Pulsed Drain Current	$I_{DM}$	500	mA <sub>dc</sub>
Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	$P_D$	350 2.8	mW mW/ $^\circ C$
Operating and Storage Temperature	$T_J, T_{stg}$	-	$^\circ C$

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	312.5	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes, 1/16" from case for 10 seconds	$T_L$	300	$^\circ C$





ON Semiconductor™

<http://onsemi.com>


**200 mAmps**  
**240 VOLTS**  
**RDS(on) = 6 Ω**

N-Channel



TO-92  
CASE 29  
Style 22

### MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
VN2406L	TO-92	1000 Units/Box
VN2406LZL1	TO-92	2000 Ammo Pack

Preferred devices are recommended choices for future use and best overall value.

# VN2406L

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>STATIC CHARACTERISTICS</b>				
Drain-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 100 μA)	V <sub>(BR)DSS</sub>	240	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 120 Vdc, V <sub>GS</sub> = 0) (V <sub>DS</sub> = 120 Vdc, V <sub>GS</sub> = 0, T <sub>A</sub> = 125°C)	I <sub>DSS</sub>	–	10 500	μAdc
Gate-Body Leakage (V <sub>DS</sub> = 0, V <sub>GS</sub> = ±15 V)	I <sub>GSS</sub>	–	±100	nAdc
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA)	V <sub>GS(th)</sub>	0.8	2.0	Vdc
On-State Drain Current (Note 1.) (V <sub>GS</sub> = 10 V, V <sub>DS</sub> ≥ 2.0 V <sub>DS(on)</sub> )	I <sub>D(on)</sub>	1.0	–	Adc
Drain-Source On Resistance (Note 1.) (V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 0.1 A) (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.5 A)	r <sub>DS(on)</sub>	–	10 6.0	Ω
Forward Transconductance (Note 1.) (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 0.5 A)	g <sub>fs</sub>	300	–	mS

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	125	pF
Output Capacitance		C <sub>oss</sub>	–	50	pF
Reverse Transfer Capacitance		C <sub>rss</sub>	–	20	pF

## SWITCHING CHARACTERISTICS

Turn-On Time	(V <sub>DD</sub> = 60 Vdc, I <sub>D</sub> = 0.4 A, R <sub>L</sub> = 150 Ω, R <sub>G</sub> = 25 Ω)	t <sub>(on)</sub>	–	8.0	ns
		t <sub>(r)</sub>	–	8.0	ns
Turn-Off Time		t <sub>(off)</sub>	–	23	ns
		t <sub>(f)</sub>	–	34	ns

1. Pulse Test; Pulse Width < 300 μs, Duty Cycle ≤ 2.0%.

# VN2410L

Preferred Device

## Small Signal MOSFET 200 mAmps, 240 Volts N-Channel TO-92




ON Semiconductor™

<http://onsemi.com>

**200 mAmps**  
**60 Volts**  
**RDS(on) = 10 Ω**

N-Channel




### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	240	Vdc
Drain-Gate Voltage	V <sub>DGR</sub>	60	Vdc
Gate-Source Voltage - Continuous - Non-repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	± 20 ± 40	Vdc Vpk
Continuous Drain Current	I <sub>D</sub>	200	mA <sub>dc</sub>
Pulsed Drain Current	I <sub>DM</sub>	500	mA <sub>dc</sub>
Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	350 2.8	mW mW/°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-	°C


### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	R <sub>θJA</sub>	312.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/16" from case for 10 seconds	T <sub>L</sub>	300	°C



TO-92  
CASE 29  
Style 22

### MARKING DIAGRAM & PIN ASSIGNMENT



Y = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping
VN2410L	TO-92	1000 Units/Box
VN2410LZL1	TO-92	2000 Ammo Pack

Preferred devices are recommended choices for future use and best overall value.

# VN2410L

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>STATIC CHARACTERISTICS</b>				
Drain-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 100 μA)	V <sub>(BR)DSS</sub>	240	–	Vdc
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 120 Vdc, V <sub>GS</sub> = 0) (V <sub>DS</sub> = 120 Vdc, V <sub>GS</sub> = 0, T <sub>A</sub> = 125°C)	I <sub>DSS</sub>	–	10 500	μAdc
Gate-Body Leakage (V <sub>DS</sub> = 0, V <sub>GS</sub> = ±15 V)	I <sub>GSS</sub>	–	±100	nAdc
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA)	V <sub>GS(th)</sub>	0.8	2.0	Vdc
On-State Drain Current (Note 1.) (V <sub>GS</sub> = 10 V, V <sub>DS</sub> ≥ 2.0 V <sub>DS(on)</sub> )	I <sub>D(on)</sub>	1.0	–	Adc
Drain-Source On Resistance (Note 1.) (V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 0.1 A) (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.5 A)	r <sub>DS(on)</sub>	–	10 10	Ω
Forward Transconductance (Note 1.) (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 0.5 A)	g <sub>fs</sub>	300	–	mS

## DYNAMIC CHARACTERISTICS

Input Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0, f = 1.0 MHz)	C <sub>iss</sub>	–	125	pF
Output Capacitance		C <sub>oss</sub>	–	50	pF
Reverse Transfer Capacitance		C <sub>rss</sub>	–	20	pF

## SWITCHING CHARACTERISTICS

Turn-On Time	(V <sub>DD</sub> = 60 Vdc, I <sub>D</sub> = 0.4 A, R <sub>L</sub> = 150 Ω, R <sub>G</sub> = 25 Ω)	t <sub>(on)</sub>	–	8.0	ns
		t <sub>(r)</sub>	–	8.0	ns
Turn-Off Time		t <sub>(off)</sub>	–	23	ns
		t <sub>(f)</sub>	–	34	ns

1. Pulse Test; Pulse Width < 300 μs, Duty Cycle ≤ 2.0%.



## **CHAPTER 2**

# **MOSFET Application Note Abstracts**

---





### **AN1040 – Mounting Considerations for Power Semiconductors**

The operating environment is a vital factor in setting current and power ratings of a semiconductor device. Reliability is increased considerably for relatively small reductions in junction temperature. Faulty mounting not only increases the thermal gradient between the device and its heat sink, but can also cause mechanical damage. This comprehensive note shows correct and incorrect methods of mounting all types of discrete packages, and discusses methods of thermal system evaluation.

### **AN1083 – Basic Thermal Management of Power Semiconductors**

Switching audio amplifiers were impractical before the availability of complementary Power MOSFETs. Now, gate drive circuitry is simpler than for bipolar transistors, and the MOS devices operate more efficiently at higher frequencies. This detailed discussion of switching amplifier design is supported by a 72W Class D circuit.

### **AN1090 – Understanding and Predicting Power MOSFET Switching Behavior**

SPICE is a user-friendly, general-purpose circuit simulation program for non-linear DC, non-linear transient and linear AC analysis. It is now available in various commercial versions for use on personal computers. ON and LAAS-CNRS Research Laboratory have built a T MOS Power MOSFET library to simplify power dissipation simulation using SPICE. This note describes how to use the library; the physics of the Power MOSFET; the implementation of the model within SPICE; the method of extracting the parameters for the library; and a comparison of practical and simulated characteristics.

### **AN1102 – Interfacing Power MOSFETs to Logic Devices**

Most popular power MOSFETs need 10 volts of gate drive to support their maximum drain current. This creates problems when attempting to drive from 5V logic. The new logic level power MOSFETs solve some but not all of the problems. This note discusses easy methods of directly interfacing both types of MOSFET to TTL and CMOS logic, and to microprocessors such as the M68HC11. Discusses a method of calculating switching times, to minimize switching losses, and stresses the significance of logic power supply variations.

### **AN1317 – High-Current DC Motor Drive Uses Low On-Resistance Surface Mount MOSFETs**

Surface mount technology have often been used in controllers for small disk drive motors with peak currents of 1 or 2 amps. Now the availability of low ON-resistance, surface mount power MOSFETs has increased the current handling capability of surface mount technology. This application note presents a 5 amp DC motor drive board (DEVB148) using all surface mount components apart from the filter capacitor. It features a cycle-by-cycle current limit and is intended for direct control from a microcontroller.

### **AN1319 – Design Considerations for a Low Voltage N-Channel H-Bridge Motor Drive**

Complementary MOSFET half-bridges are commonly used in low voltage motor drives to simplify gate drive design. However, the P-channel FET in the half-bridge usually has higher ON-resistance or is larger and more expensive than the N-channel half-bridge, which uses silicon more efficiently and minimizes cost and conduction losses. The trade-off is usually a more complex gate drive; this note looks at ways of minimizing gate drive complexity, and also discusses diode snap, shoot-through current and general design considerations. A design is implemented in the dEVB151 development board.

### **AN1520 – HDTMOS POWER MOSFETs Excel in Synchronous Rectifier Applications**

The new HDTMOS technology combines VLSI techniques with the ruggedness of vertical power structures to obtain increased cell density and to provide devices with lower overall on-resistance. The reverse recovery characteristic of the parasitic body diode is also faster than in MOSFETs that use conventional technologies. This note examines the advantages of using HDTMOS transistors as synchronous rectifiers in a high power buck converter, and in a 5V DC to 3.3V DC buck converter, in order to increase circuit performance and efficiency while minimizing parts count.

### **AN1541/D – Introduction to insulated Gate Bipolar Transistors**

The ideal switch for use in power conversion applications would have zero voltage drop in the ON state, infinite resistance in the OFF state, would switch with infinite speed and not need any power to make it operate. In practice, the designer must make a compromise and choose a device that suits the application with minimal loss of efficiency. Combining the low conduction losses of a BJT with the switching speed of a power MOSFET would create an optimal solid state switch. The insulated Gate Bipolar Transistor (IGBT) offers a combination of these attributes. This note explains how it is made, how it works, and how it compares with BJTs and power MOSFETs.

### **AN1570 – Basic Semiconductor Thermal Measurement**

This application note provides basic information about power semiconductor thermal parameters, how they are measured, and how they are used. The intention is to enable the reader to better describe power semiconductors and to answer many common questions relating to their power handling capability. Four key topics are covered: Understanding basic semiconductor thermal parameters; Semiconductor thermal test equipment; Thermal parameter test procedures; Using thermal parameters to solve frequently asked thermal questions.

### **AN211A – Field Effect Transistors in Theory and Practice**

There are two types of field-effect transistor: the Junction Field-Effect Transistor (JFET) and the Metal Oxide Semiconductor Field-Effect Transistor (MOSFET). The principles on which these devices operate are very similar, the main difference being in the method by which the control element is made. This difference, however, results in a considerable difference in device characteristics and necessitates different approaches in circuit design.

### **AN220 – FETs in Chopper and Analog Switching Circuits**

The author's discussion begins with elementary chopper and analog switch characteristics, explores fully the considerations required for conventional and FET chopper and analog switch design, and finishes with specific FET circuit examples.

### **AN861 – Power Transistor Safe Operating Area: Special Considerations for Motor Drives**

Motor drives present a unique set of safe operating area conditions for power output transistors. Starting with the basics of forward and reverse safe operating area, considerations unique to motor drives are discussed. The industrial motor drive application is sufficiently different from the electronics uses of power transistors that a new safe operating area specification has been developed. It is called overload safe operating area (OSLOA). The concept and that data sheet curves that go with it are presented.

### **AN873 – Understanding Power Transistor Dynamic Behavior: dv/dt Effects on Switching RBSOA**

Power transistor dynamic behavior can be affected to a large extent by dv/dt limitations. A look at the internal workings of the transistor readily shows how these limitations arise. A simple circuit model is developed which reproduces the behavior of power transistors in dv/dt-limited modes of operation. Experience with the model gives some guidelines for minimizing dv/dt limitations in practical circuits.

### **AN875 – Power Transistor Safe Operating Area: Special Considerations for Switching Power Supplies**

The purpose of this application note is to take a look at some of the more subtle aspects of how stress imposed by the power supply relates to transistor safe operating area, and to differentiate those stresses that the transistor can handle from those it cannot. In order to provide a proper foundation, special considerations are preceded by a review of forward bias safe operating area.

### **AN876 – Using Power MOSFETs in Stepping Motor Control**

Stepping Motor control techniques and circuits utilizing Power MOSFETs driven from CMOS Integrated Circuits are discussed. The techniques described are shift register phase generation, comparator switched current limiting, utilization of synchronous rectification, transient current suppression by use of the Power FET transfer characteristic, and the transient voltage protection requirements of the Power FET. The techniques are presented as components for an 88% efficient stepping motor drive circuit; however they are also applicable to other power control tasks.

### **AN913 – Designing with TMOS Power MOSFETs**

Clearly, the advantages and disadvantages that the power MOSFET gives technology are its specific realm of usefulness. Some designers also favor the power MMOSFET because of its extended FBSOA or its other more subtle advantages. The most common considerations that designers should be aware of when designing with TMOS power MOSFETs are outlined and explained here.

### **AN918 – Paralleling Power MOSFETs in Switching Applications**

The present TDT series of application notes are updated in this note with a more detailed analysis and design guide for TMOS power MOSFET parallel applications to account for device-to-device parameter

**AN929 – Insuring Reliable Performance from Power MOSFETs**

Due to their many unique advantages, power MOSFETs are being used in an increasing number of applications. To aid the circuit designer in developing reliable power MOSFET circuits, this application note examines six potential problem areas and offers suggestions for eliminating or minimizing problems in each area. In addition, as an aid to the many designers who are using power MOSFETs in switched-mode power supplies, this note includes a section on improving switching power supply circuits.

**EB125 – Testing Power MOSFET Gate Charge**

Most power MOSFET manufacturers now specify Gate Charge, as well as Input Capacitance, as an indication of the drive current required to turn on the device. The data can be useful in predicting switching speeds and drive losses. Commercially available gate charge test equipment is not yet widely used, and this simple tester for both N and P-channel devices is a practical alternative for smaller users.

**EB131 – Curve Tracer Measurement Techniques for Power MOSFETs**

Most curve tracers are designed to measure the parameters of bipolar transistors, but because of similarities in their characteristics, the same techniques can also be used to measure the parameters of power MOSFETs. This bulletin explains how, with particular reference to the Tektronix 370A Curve Tracer.

**EB201 – High Cell Density MOSFETs**

HDTMOS technology brings high cell density with additional advantages such as greatly improved body diode performance. The technological advances are sufficiently great that they are fundamentally changing low voltage power transistor technology. This bulletin discusses high cell density technology and its benefits for the end user.



# CHAPTER 3


## MOSFET Case Outlines and Package Dimensions

---



## CASE OUTLINE AND PACKAGE DIMENSIONS

### CHIPFET CASE 1206A-01 ISSUE A




**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE.
4. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL NOT EXCEED 0.08 MM.
5. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
6. NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.95	3.10	0.116	0.122
B	1.55	1.70	0.061	0.067
C	1.00	1.10	0.039	0.043
D	0.25	0.35	0.010	0.014
G	0.65 BSC		0.025 BSC	
J	0.10	0.15	0.004	0.008
K	0.30	0.45	0.012	0.018
L	0.55 BSC		0.022 BSC	
M	5° NOM		5° NOM	
S	---	1.80	---	0.071

### SO-8 CASE 751-07 ISSUE W



**NOTES:**


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0° 8°		0° 8°	
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244



## CASE OUTLINE AND PACKAGE DIMENSIONS

### Micro8 CASE 846A-02 ISSUE E




#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.90	3.10	0.114	0.122
B	2.90	3.10	0.114	0.122
C	---	1.10	---	0.043
D	0.25	0.40	0.010	0.016
G	0.65 BSC		0.026 BSC	
H	0.05	0.15	0.002	0.006
J	0.13	0.23	0.005	0.009
K	4.75	5.05	0.187	0.199
L	0.40	0.70	0.016	0.028

### SOT-223 (TO-261) CASE 318E-04 ISSUE K




#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.249	0.263	6.30	6.70
B	0.130	0.145	3.30	3.70
C	0.060	0.068	1.50	1.75
D	0.024	0.035	0.60	0.89
F	0.115	0.126	2.90	3.20
G	0.087	0.094	2.20	2.40
H	0.0008	0.0040	0.020	0.100
J	0.009	0.014	0.24	0.35
K	0.060	0.078	1.50	2.00
L	0.033	0.041	0.85	1.05
M	$0^\circ$	$10^\circ$	$0^\circ$	$10^\circ$
S	0.264	0.287	6.70	7.30

## CASE OUTLINE AND PACKAGE DIMENSIONS


### TSOP-6 CASE 318G-02 ISSUE G



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.90	3.10	0.1142	0.1220
B	1.30	1.70	0.0512	0.0669
C	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.05	0.0335	0.0413
H	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
M	0°	10°	0°	10°
S	2.50	3.00	0.0985	0.1181

### TSSOP-8 CASE 948S-01 ISSUE O




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.90	3.10	0.114	0.122
B	4.30	4.50	0.169	0.177
C	---	1.10	---	0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.70	0.020	0.028
G	0.65 BSC	0.026 BSC		
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC	0.252 BSC		
M	0°	8°	0°	8°
P	---	2.20	---	0.087
P1	---	3.20	---	0.126

## CASE OUTLINE AND PACKAGE DIMENSIONS

### SOT-23 (TO-236) CASE 318-08 ISSUE AF




**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.1102	0.1197	2.80	3.04
B	0.0472	0.0551	1.20	1.40
C	0.0350	0.0440	0.89	1.11
D	0.0150	0.0200	0.37	0.50
G	0.0701	0.0807	1.78	2.04
H	0.0005	0.0040	0.013	0.100
J	0.0034	0.0070	0.085	0.177
K	0.0140	0.0285	0.35	0.69
L	0.0350	0.0401	0.89	1.02
S	0.0830	0.1039	2.10	2.64
V	0.0177	0.0236	0.45	0.60

### SC-70/SOT-323 CASE 419-04 ISSUE L




**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.071	0.087	1.80	2.20
B	0.045	0.053	1.15	1.35
C	0.032	0.040	0.80	1.00
D	0.012	0.016	0.30	0.40
G	0.047	0.055	1.20	1.40
H	0.000	0.004	0.00	0.10
J	0.004	0.010	0.10	0.25
K	0.017 REF		0.425 REF	
L	0.026 BSC		0.650 BSC	
N	0.028 REF		0.700 REF	
S	0.079	0.095	2.00	2.40


## CASE OUTLINE AND PACKAGE DIMENSIONS

### SC-88 (SOT-363) CASE 419B-01 ISSUE G




- NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.071	0.087	1.80	2.20
B	0.045	0.053	1.15	1.35
C	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026 BSC		0.65 BSC	
H	---	0.004	---	0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008 REF		0.20 REF	
S	0.079	0.087	2.00	2.20
V	0.012	0.016	0.30	0.40



### DPAK CASE 369A-13 ISSUE AA




- NOTES:  
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.235	0.250	5.97	6.35
B	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.033	0.040	0.84	1.01
F	0.037	0.047	0.94	1.19
G	0.180 BSC		4.58 BSC	
H	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.175	0.215	4.45	5.46
S	0.020	0.050	0.51	1.27
U	0.020	---	0.51	---
V	0.030	0.050	0.77	1.27
Z	0.138	---	3.51	---

## CASE OUTLINE AND PACKAGE DIMENSIONS


### D2PAK CASE 418B-03 ISSUE D



- NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
 2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.340	0.380	8.64	9.65
B	0.380	0.405	9.65	10.29
C	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
G	0.100 BSC		2.54 BSC	
H	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
S	0.575	0.625	14.60	15.88
V	0.045	0.055	1.14	1.40

### TO-220 THREE-LEAD TO-220AB CASE 221A-09 ISSUE AA




- NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
 2. CONTROLLING DIMENSION: INCH.  
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.570	0.620	14.48	15.75
B	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
H	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	---	1.15	---
Z	---	0.080	---	2.04

## CASE OUTLINE AND PACKAGE DIMENSIONS


### TO-247 CASE 340K-01 ISSUE C



- NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
 2. CONTROLLING DIMENSION: MILLIMETER.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	19.7	20.3	0.776	0.799
B	15.3	15.9	0.602	0.626
C	4.7	5.3	0.185	0.209
D	1.0	1.4	0.039	0.055
E	1.27 REF		0.050 REF	
F	2.0	2.4	0.079	0.094
G	5.5 BSC		0.216 BSC	
H	2.2	2.6	0.087	0.102
J	0.4	0.8	0.016	0.031
K	14.2	14.8	0.559	0.583
L	5.5 NOM		0.217 NOM	
P	3.7	4.3	0.146	0.169
Q	3.55	3.65	0.140	0.144
R	5.0 NOM		0.197 NOM	
U	5.5 BSC		0.217 BSC	
V	3.0	3.4	0.118	0.134

### TO-264 CASE 340G-02 ISSUE H




- NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
 2. CONTROLLING DIMENSION: MILLIMETER.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	28.0	29.0	1.102	1.142
B	19.3	20.3	0.760	0.800
C	4.7	5.3	0.185	0.209
D	0.93	1.48	0.037	0.058
E	1.9	2.1	0.075	0.083
F	2.2	2.4	0.087	0.102
G	5.45 BSC		0.215 BSC	
H	2.6	3.0	0.102	0.118
J	0.43	0.78	0.017	0.031
K	17.6	18.8	0.693	0.740
L	11.0	11.4	0.433	0.449
N	3.95	4.75	0.156	0.187
P	2.2	2.6	0.087	0.102
Q	3.1	3.5	0.122	0.137
R	2.15	2.35	0.085	0.093
U	6.1	6.5	0.240	0.256
W	2.8	3.2	0.110	0.125

## CASE OUTLINE AND PACKAGE DIMENSIONS

### DPAK CASE 936D-03 ISSUE B




#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A AND K.
4. DIMENSIONS U AND V ESTABLISH A MINIMUM MOUNTING SURFACE FOR TERMINAL 6.
5. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.386	0.403	9.804	10.236
B	0.356	0.368	9.042	9.347
C	0.170	0.180	4.318	4.572
D	0.026	0.036	0.660	0.914
E	0.045	0.055	1.143	1.397
G	0.067 BSC		1.702 BSC	
H	0.539	0.579	13.691	14.707
J	0.125 MAX		3.175 MAX	
K	0.050 REF		1.270 REF	
L	0.000	0.010	0.000	0.254
M	0.088	0.102	2.235	2.591
N	0.018	0.026	0.457	0.660
P	0.058	0.078	1.473	1.981
R	5° REF		5° REF	
S	0.116 REF		2.946 REF	
U	0.200 MIN		5.080 MIN	
V	0.250 MIN		6.350 MIN	

### TO-92 CASE 29-11 ISSUE AL



#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.175	0.205	4.45	5.20
B	0.170	0.210	4.32	5.33
C	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
H	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500	---	12.70	---
L	0.250	---	6.35	---
N	0.080	0.105	2.04	2.66
P	---	0.100	---	2.54
R	0.115	---	2.93	---
V	0.135	---	3.43	---

# CHAPTER 4

## Index

---





# Index

---

Device Number	Page	Device Number	Page	Device Number	Page
2N7000	264	MMDF2N02E	451	MPF990	761
2N7002LT1	267	MMDF2N05ZR2	459	MTB1306	765
BS107	271	MMDF2P01HD	468	MTB20N20E	772
BS107A	271	MMDF2P02E	477	MTB23P06V	781
BS108	275	MMDF2P02HD	485	MTB29N15E	790
BS170	277	MMDF2P03HD	494	MTB30N06VL	798
BSS123LT1	280	MMDF3N02HD	503	MTB30P06V	807
BSS138LT1	284	MMDF3N03HD	512	MTB36N06V	816
BSS84LT1	289	MMDF3N04HD	521	MTB40N10E	825
MGB15N35CL	293	MMDF3N06HD	531	MTB50N06V	834
MGB15N40CL	301	MMDF3N06VL	540	MTB50N06VL	843
MGB19N35CL	309	MMDF4N01HD	542	MTB50P03HDL	852
MGP15N35CL	293	MMDF5N02Z	551	MTB52N06V	862
MGP15N40CL	301	MMDF6N03HD	560	MTB52N06VL	871
MGP19N35CL	309	MMDF7N02Z	569	MTB55N06Z	880
MGSF1N02ELT1	316	MMDFS2P102	579	MTB60N05HDL	885
MGSF1N02LT1	320	MMDFS6N303	589	MTB60N06HD	895
MGSF1N03LT1	324	MMFT107T1	599	MTB75N03HDL	905
MGSF1P02ELT1	328	MMFT2406T1	605	MTB75N05HD	915
MGSF1P02LT1	332	MMFT2955E	610	MTB75N06HD	922
MGSF2P02HD	336	MMFT2N02EL	619	MTD1302	932
MGSF3442VT1	344	MMFT3055V	628	MTD15N06V	942
MGSF3454VT1	349	MMFT3055VL	637	MTD15N06VL	951
MLD1N06CL	354	MMFT5P03HD	646	MTD20N03HDL	960
MLP1N06CL	360	MMFT960T1	656	MTD20N06HD	970
MLP2N06CL	366	MMSF10N02Z	662	MTD20N06HDL	980
MMBF0201NLT1	372	MMSF10N03Z	671	MTD20P03HDL	990
MMBF0202PLT1	377	MMSF1308	681	MTD20P06HDL	1000
MMBF1374T1	382	MMSF1310	689	MTD2955V	1010
MMBF170LT1	384	MMSF2P02E	697	MTD3055V	1019
MMBF2201NT1	388	MMSF3300	705	MTD3055VL	1028
MMBF2202PT1	392	MMSF3P02HD	715	MTD3302	1037
MMDF1300	396	MMSF5N02HD	724	MTD4N20E	1048
MMDF1N05E	399	MMSF5N03HD	733	MTD5P06V	1057
MMDF2C01HD	404	MMSF7N03HD	742	MTD6N20E	1066
MMDF2C02E	416	MMSF7N03Z	751	MTD6P10E	1075
MMDF2C02HD	427	MPF930	761	MTD9N10E	1084
MMDF2C03HD	439	MPF960	761	MTDF1N02HD	1093

## Index (continued)

Device Number	Page	Device Number	Page	Device Number	Page
MTDF1N03HD	1104	MTP75N06HD	1313	NTHS5402T1	100
MTDF2N06HD	1115	MTP7N20E	1320	NTHS5404T1	106
MTP10N10E	1123	MTSF1P02HD	1326	NTHS5441T1	109
MTP10N10EL	1130	MTSF3N02HD	1337	NTHS5443T1	112
MTP12P10	1136	MTSF3N03HD	1348	NTHS5445T1	114
MTP1302	1141	MTW32N20E	1359	NTMD3P03R2	120
MTP1306	1148	MTW32N25E	1365	NTMD6N02R2	127
MTP15N06V	1155	MTW35N15E	1371	NTMD6P02R2	134
MTP15N06VL	1161	MTW45N10E	1377	NTMD7C02	141
MTP20N06V	1167	MTY55N20E	1383	NTMS10P02R2	143
MTP20N15E	1173	NGD15N41CL	21	NTMS3P03R2	150
MTP20N20E	1175	NIB6404-5L	23	NTMS4N01R2	157
MTP23P06V	1181	NIMD6302R2	27	NTMS4P01R2	164
MTP27N10E	1187	NTB45N06	210	NTMS5P02R2	171
MTP2955V	1193	NTB45N06L	215	NTMSD2P102LR2	178
MTP29N15E	1199	NTB75N03-06	220	NTMSD3P102R2	188
MTP2P50E	1207	NTB75N03L09	225	NTMSD3P303R2	198
MTP3055V	1213	NTD20N03L27	29	NTP27N06	208
MTP3055VL	1219	NTD20N06	33	NTP45N06	210
MTP30N06VL	1225	NTD3055-094	35	NTP45N06L	215
MTP30P06V	1231	NTD3055L104	37	NTP75N03-06	220
MTP36N06V	1237	NTD32N06	39	NTP75N03L09	225
MTP40N10E	1243	NTD32N06L	44	NTQD6866	230
MTP50N06V	1249	NTD4302	49	NTQS6463	232
MTP50N06VL	1255	NTGS3433T1	57	NTTD1P02R2	234
MTP50P03HDL	1261	NTGS3441T1	61	NTTD2P02R2	241
MTP52N06V	1268	NTGS3443T1	67	NTTS2P02R2	248
MTP52N06VL	1274	NTGS3446T1	73	NTTS2P03R2	255
MTP5P06V	1280	NTGS3455T1	76	NTUD01N02	262
MTP60N06HD	1286	NTHD5902T1	80	VN0300L	1389
MTP6P20E	1293	NTHD5903T1	85	VN2222LL	1391
MTP75N03HDL	1299	NTHD5904T1	90	VN2406L	1394
MTP75N05HD	1306	NTHD5905T1	95	VN2410L	1396

# ON SEMICONDUCTOR MAJOR WORLDWIDE SALES OFFICES

## UNITED STATES

**ALABAMA**  
Huntsville ..... 256-774-1000

**CALIFORNIA**  
Irvine ..... 949-623-8485  
San Jose ..... 408-350-4800  
Encino ..... 818-654-9040

**COLORADO**  
Littleton ..... 303-256-5884

**FLORIDA**  
Tampa ..... 813-286-6181

**GEORGIA**  
Atlanta ..... 888-793-3435

**ILLINOIS**  
Chicago ..... 847-413-2500

**INDIANA**  
Carmel ..... 317-848-9958

**MASSACHUSETTS**  
Boston ..... 781-376-4223

**MICHIGAN**  
Detroit ..... 734-953-6704

**MINNESOTA**  
Plymouth ..... 612-249-2360

**NORTH CAROLINA**  
Raleigh ..... 919-785-5025

**PENNSYLVANIA**  
Philadelphia/Horsham 215-997-4340

**TEXAS**  
Dallas ..... 972-633-0881

**UTAH**  
Draper ..... 801-572-4010

## CANADA

**ONTARIO**  
Ottawa ..... 613-226-3491

**QUEBEC**  
St. Laurent ..... 514-333-2125

## INTERNATIONAL

**BRAZIL**  
Sao Paulo ..... 55-011-3030-5244

**CHINA**  
Beijing ..... 86-10-6564-2288  
Shenzhen ..... 86-75-5209-1128  
Shanghai ..... 86-21-6390-7468

**CZECH REPUBLIC**  
Roznov ..... 420-651-667-141

**FINLAND**  
Vantaa ..... 358-9-85-666-460

**FRANCE**  
Paris ..... 33-1-39-26-41-00

**GERMANY**  
Munich ..... 49-89-92103-0

**HONG KONG**  
Hong Kong ..... 852-2689-0088

**INDIA**  
Bangalore ..... 91-80-5598615

**ISRAEL**  
Herzlia ..... 972-9-9609-111

## INTERNATIONAL (continued)

**ITALY**  
Milan ..... 39-02-82201

**JAPAN**  
Tokyo ..... 83-3-5740-2700

**KOREA**  
Seoul ..... 82-2-528-2700

**MALAYSIA**  
Penang ..... 60-4-226-9368

**MEXICO**  
Guadalajara ..... 523-669-9100

**PHILIPPINES**  
Manila ..... 63-2-808-3801

**PUERTO RICO**  
San Juan ..... 787-641-4100

**SINGAPORE**  
Singapore ..... 65-298-1768

**SPAIN**  
Madrid ..... 34-91-745-6817

**SWEDEN**  
Stockholm ..... 46-8-5090-4680

**TAIWAN**  
Taipei ..... 886-2-2718-9961

**THAILAND**  
Bangkok ..... 66-2-653-5031

**UNITED KINGDOM**  
Aylesbury ..... 44-1-296-610400

## ON SEMICONDUCTOR STANDARD DOCUMENT TYPE DEFINITIONS

### DATA SHEET CLASSIFICATIONS

A Data Sheet is the fundamental publication for each individual product/device, or series of products/devices, containing detailed parametric information and any other key information needed in using, designing-in or purchasing of the product(s)/device(s) it describes. Below are the three classifications of Data Sheet: Product Preview; Advance Information; and Fully Released Technical Data

#### PRODUCT PREVIEW

A Product Preview is a summary document for a product/device under consideration or in the early stages of development. The Product Preview exists only until an “Advance Information” document is published that replaces it. The Product Preview is often used as the first section or chapter in a corresponding reference manual. The Product Preview displays the following disclaimer at the bottom of the first page: “This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.”

#### ADVANCE INFORMATION

The Advance Information document is for a device that is NOT fully qualified, but is in the final stages of the release process, and for which production is eminent. While the commitment has been made to produce the device, final characterization and qualification may not be complete. The Advance Information document is replaced with the “Fully Released Technical Data” document once the device/part becomes fully qualified. The Advance Information document displays the following disclaimer at the bottom of the first page: “This document contains information on a new product. Specifications and information herein are subject to change without notice.”

#### FULLY RELEASED TECHNICAL DATA

The Fully Released Technical Data document is for a product/device that is in full production (i.e., fully released). It replaces the Advance Information document and represents a part that is fully qualified. The Fully Released Technical Data document is virtually the same document as the Product Preview and the Advance Information document with the exception that it provides information that is unavailable for a product in the early phases of development, such as complete parametric characterization data. The Fully Released Technical Data document is also a more comprehensive document than either of its earlier incarnations. This document displays no disclaimer, and while it may be informally referred to as a “data sheet,” it is not labeled as such.

### DATA BOOK

A Data Book is a publication that contains primarily a collection of Data Sheets, general family and/or parametric information, Application Notes and any other information needed as reference or support material for the Data Sheets. It may also contain cross reference or selector guide information, detailed quality and reliability information, packaging and case outline information, etc.

### APPLICATION NOTE

An Application Note is a document that contains real-world application information about how a specific ON Semiconductor device/product is used, or information that is pertinent to its use. It is designed to address a particular technical issue. Parts and/or software must already exist and be available.

### SELECTOR GUIDE

A Selector Guide is a document published, generally at set intervals, that contains key line-item, device-specific information for particular products or families. The Selector Guide is designed to be a quick reference tool that will assist a customer in determining the availability of a particular device, along with its key parameters and available packaging options. In essence, it allows a customer to quickly “select” a device. For detailed design and parametric information, the customer would then refer to the device’s Data Sheet. The *Master Components Selector Guide* (SG388/D) is a listing of **ALL** currently available ON Semiconductor devices.

### REFERENCE MANUAL


A Reference Manual is a publication that contains a comprehensive system or device-specific descriptions of the structure and function (operation) of a particular part/system; used overwhelmingly to describe the functionality or application of a device, series of devices or device category. Procedural information in a Reference Manual is limited to less than 40 percent (usually much less).

### HANDBOOK

A Handbook is a publication that contains a collection of information on almost any given subject which does not fall into the Reference Manual definition. The subject matter can consist of information ranging from a device specific design information, to system design, to quality and reliability information.

### ADDENDUM

A documentation Addendum is a supplemental publication that contains missing information or replaces preliminary information in the primary publication it supports. Individual addendum items are published cumulatively. The Addendum is destroyed upon the next revision of the primary document.

**ON Semiconductor** and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

### **NORTH AMERICA Literature Fulfillment:**

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** ONlit@hibbertco.com  
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor - European Support

**German Phone:** (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)  
**Email:** ONlit-german@hibbertco.com  
**French Phone:** (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET)  
**Email:** ONlit-french@hibbertco.com  
**English Phone:** (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)  
**Email:** ONlit@hibbertco.com

**EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781**

\*Available from Germany, France, Italy, UK, Ireland

### **CENTRAL/SOUTH AMERICA:**

**Spanish Phone:** 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)  
**Email:** ONlit-spanish@hibbertco.com  
**Toll-Free from Mexico:** Dial 01-800-288-2872 for Access -  
then Dial 866-297-9322

**ASIA/PACIFIC:** LDC for ON Semiconductor - Asia Support

**Phone:** 1-303-675-2121 (TF 9:00am to 1:00pm Hong Kong Time)  
**Toll Free** from Hong Kong & Singapore:  
**001-800-4422-3781**  
**Email:** ONlit-asia@hibbertco.com

**JAPAN:** ON Semiconductor, Japan Customer Focus Center  
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031  
**Phone:** 81-3-5740-2700  
**Email:** r14525@onsemi.com

**ON Semiconductor Website:** <http://onsemi.com>

For additional information, please contact your local Sales Representative