

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

Typical at 25°C and rated power supplies unless otherwise noted.

MODEL		DAC80-CBI		DAC80-CCD			
	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
DIGITAL INPUT Resolution			12			3	Bits Digits
Logic Levels (TTL/Compatible) ⁽¹⁾ Logic"1" (at +40µA) ⁽²⁾ Logic"0" (at -1.0mA) ⁽³⁾	+2 0		+5.5 +0.8	+2 0		+5.5 +0.8	VDC VDC
ACCURACY Linearity Error at 25°C Differential Linearity Error Gain Error ⁴⁴ Offset Error ⁴⁴ Monotonicity Temp. Range, min	0	$\pm 1/4$ $\pm 1/2$ ± 0.1 ± 0.05	$\pm 1/2$ +1, -3/4 ± 0.3 ± 0.15 +70	0	±1/8 ±1/4 ±0.1 ±0.05	$\pm 1/4$ $\pm 1/2$ ± 0.3 ± 0.15 +70	LSB LSB % of FSR ⁽⁵⁾ °C
DRIFT ⁽⁸⁾ (0°C to +70°C) Total bipolar drift, max (includes gain, offset, and linearity drifts) ⁽⁷⁾ Total error over 0°C to +70°C ⁽⁸⁾ Unipolar Bipolar Gain Exclusive of internal reference Unipolar Offset Bipolar Offset Differential Linearity 0°C to +70°C Linearity Error 0°C to +70°C		± 0.08 ± 0.06 ± 15 ± 1 ± 7 $\pm 1/2$	$\begin{array}{c} \pm 25 \\ \pm 0.15 \\ \pm 0.12 \\ \pm 30 \\ \pm 10 \\ \pm 3 \\ \pm 15 \\ \pm 1, -7/8 \\ \pm 1/2 \end{array}$		± 0.08 ± 0.06 ± 15 ± 1 ± 7 $\pm 1/2$	$\begin{array}{c} \pm 25 \\ \pm 0.15 \\ \pm 0.12 \\ \pm 30 \\ \pm 10 \\ \pm 3 \\ \pm 15 \\ \pm 1.5 \\ \pm 1.78 \\ \pm 1/2 \end{array}$	ppm of FSR/°C % of FSR ppm/°C ppm/°C ppm of FSR/°C ppm of FSR/°C LSB LSB
CONVERSION SPEED/V models Setting Time to ±0.01% of FSR For FSR Change with 10kΩ Feedback ^{0%} with 5kΩ Feedback For 1 LSB Change Slew Rate	10	5 3 1.5 20		10	5 3 1.5 20		µsec µsec µsec V/µsec
CONVERSION SPEED/1 models - of FSR Settling Time to ±0.01% For FSR Change 10 to 1000 Load 1kΩ Load		300 1			300 1		nsec µsec
ANALOG OUTPUT/V models Ranges ⁽⁶⁾ Output Current Output Impedance (DC) Short Circuit Duration	±2.5, ±5 ±5	. ±10, 0 to +5, 0 0.05) to +10 Indefinite t	±5 o Common	0 to +10 0.05		Volts mA ohms
ANALOG OUTPUT/I models Ranges Output Impedance - Bipolar Output Impedance - Unipolar Compliance		±1, 0 to -2 4.4 15	±2.5		0 to -2 4.4 15	±2.5	mA kΩ kΩ Volts
INTERNAL REFERENCE VOLTAGE Maximum External Current ⁽¹⁰⁾ Tempco of Drift, max		+6.3 ±10	±200 ±20		+6.3 ±10	±200 ±20	Volts μA ppm/°C
POWER SUPPLY SENSITIVITY +15V Supply -15 and +5V Supplies		±0.02 ±0.002			±0.02 ±0.002		% of FSR/% Vs % of FSR/% Vs
POWER SUPPLY REQUIREMENTS DAC80 DAC80Z ⁽⁶⁾ Supply Drain ±15/±12V (including 5mA load) +5V (logic supply)	±14, +4.75 ±11.4, +4.75	$\pm 15, +5$ $\pm 12, +5$ ± 25 ± 20	$\pm 16, +16$ $\pm 16, +16$ ± 35 ± 30	±14, +4.75 ±11.4, +4.75	$\pm 15, +5$ $\pm 12, +5$ ± 25 ± 20	$\pm 16, \pm 16$ $\pm 16, \pm 16$ ± 35 ± 30	VDC VDC mA mA
TEMPERATURE RANGE Specification Operating (double above specs) Storage	0 -25 -55		+70 +85 +100	0 -25 -55		+70 +85 +100	ູ່ ຕູ ຕູ

TABLE I. Electrical Specifications

NOTES:

1. Adding external CMOS hex buffers CD 4009A will provide CMOS input compatibility.

2. Logic "1" current = $40\mu A$ max at V_{IN} = +5.0V

3. Logic "0" current = -1.6mA max at V_{IN} = +0.4V

4. Adjustable to zero with external trim potentiometer.

5. FSR means "Full Scale Range" and is 20V for $\pm 10V$ range, 10V for $\pm 5V$ range, etc.

To maintain drift spec internal feedback resistors must be used for current output models.

7. See discussion on page 6-161.

8. With gain and offset errors adjusted to zero at 25° C. See discussion on page 6-162

9. DAC80Z supply range is $\pm 12.0V$ min to $\pm 16.0V$ max for 0 to $\pm 10V$ and $\pm 10V.$ 10. Maximum with no degradation of specifications.

6-153

DAC80

CONNECTION DIAGRAM



FIGURE 1. External Adjustment and Voltage Supply Connection Diagram, Voltage Model.

NOTES:

- 1. $3k\Omega$ for CCD models, $5k\Omega$ for CBI models.
- 2. If connected to $+V_s$, which is permissible, power dissipation increases 200mW.
- 3. CBI model, $2k\Omega$; CCD model, $O\Omega$ and pin 20 has no internal connection.
- 4. 6.3kΩ resistor internally grounded on CCD models.
- Resistor required only for Z models, see page 6-156. Make no connection to power supply for regular models.





FIGURE 2. External Adjustment and Voltage Supply Connection Diagram, Current Model.



FIGURE 3. Mechanical Specifications

DISCUSSION

DIGITAL INPUT CODES

The DAC80 accepts complementary digital input codes in either binary (CBI) or decimal (CCD) format. The CBI model may be connected by the user for any one of three complementary codes: CSB, CTC or COB.

	DIGITAL INPUT ANALOG OUTPUT						
els	MSB LSB	CSB COB Compl. Compl. MSB LSB Straight Offset Binary Binary		CTC* Compl. Two's Compl.			
CBI Mod	000000000000 01111111111 100000000000 111111	+Full Scale +1/2 Full Scale Mid-scale -1LSB Zero	+Full Scale Zero -1 LSB -Full Scale	-LSB -Full Scale +Full Scale Zero			
CCD Models	set CCD MSB LSB Complementary Coded Decimal - 3 Digits 0110 0110 110 1111 1111 Zero						
 Invert the MSB of the COB code with an external inverter to obtain CTC code. 							

TABLE II. Digital Input Codes

ACCURACY

Linearity of a D/A converter is the true measure of its performance. The linearity error of the DAC80 is specified over its entire temperature range. This means that the analog output will not vary by more than $\pm 1/2$ LSB, maximum, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range of 0 to $+70^{\circ}$ C.

Differential linearity error of a D/A converter is the deviation from an ideal 1 LSB voltage change from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output voltage step sizes can range from 1/2 LSB to 3/2 LSB when the input changes from one adjacent input state to the next.

Monotonicity over a 0 to $+70^{\circ}$ C range is guaranteed in the DAC80 to insure that the analog output will increase or remain the same for increasing input digital codes.

DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain drift is established by: 1) testing the end point differences for each DAC80 model at 0°C, +25°C and +70°C; 2) calculating the gain error with respect to the 25°C value and; 3) dividing by the temperature change. This figure is expressed in ppm/°C and is given in the specification table both with and without internal reference.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The offset is measured at 0°C, +25°C and +70°C. The maximum change in OFFSET is referenced to the OFFSET at 25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

SETTLING TIME

Settling time for each DAC80 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input.

Voltage Output Models: Three settling times are specified to $\pm 0.01\%$ of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1 LSB change. The 1 LSB change is measured at the major carry (0111 ... 11 to 1000 ... 00), the point at which the worst case settling time occurs.

Current Output Models: Two settling times are specified to $\pm 0.01\%$ of FSR. Each is given for current models connected with two different resistive loads: 10 to 100 ohms and 1000 to 1875 ohms. Internal resistors are provided for connecting nominal load resistances of approximately 1000 to 1800 ohms for output voltage range of $\pm 1V$ and 0 to -2V. See Table V.

COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of all current output models is $\pm 2.5V$. Maximum safe voltage swing permitted without damage to the DAC80 is $\pm 5V$.





POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a per cent of FSR per per cent of change in either the positive, negative, or logic supplies about the nominal power supply voltages. See Figure 5.

OPERATING INSTRUCTIONS ±12 VOLT SUPPLY OPERATION

The Z models will operate with supply voltages as low as $\pm 11.4V$. For operation with supplies less than $\pm 14V$ an external resistor must be connected between the positive supply and pin 24. This provides additional current required by the internal reference. The required resistor value for supply voltages of ± 11.4 to ± 12.6 V is 2.0k Ω and for supplies of ± 12.6 to $\pm 14V$ is $3.9k\Omega$.

It is recommended that output voltage ranges -10 to +10V and 0 to $\pm 10V$ not be used with the Z model if the supply voltages are ever less than the recommended $\pm 12V$. The output amplifier may saturate if |V_{supply}| - |V_{out} max |< 2.0V. This applies to units with both CBI and CCD input codes. Except for operation at lower supply voltages, the DAC80Z and DAC80 operation is identical.

POWER SUPPLY CONNECTIONS

Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the connection diagrams, Figures 1 and 2. These capacitors $(1\mu F$ tantalum or electrolytic recommended) should be located close to the DAC80. Electrolytic capacitors, if used, should be paralleled with 0.01µF ceramic capacitors for best high frequency performance.



FIGURE 5. Power Supply Rejection vs Power Supply Ripple

REFERENCE SUPPLY

All DAC80 models are supplied with an internal 6.3 volt reference voltage supply. This voltage (pin 24) has a tolerance of $\pm 5\%$ and must be connected to the Reference Input (pin 16) for specified operation. This reference may be used externally also, but external current drain is limited to 200μ A. An external buffer amplifier is recommended if this reference will be used to drive other system components.

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external OFFSET and GAIN potentiometers. If gain and offset adjust circuits are not used, pins 15, 20 and 23 should be connected as described in other sections herein. (Do not ground.) Connect the potentiometers as shown in Figure 1 and Figure 2 and adjust as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9M Ω and 33M Ω resistors (20% carbon or better) should be located close to the DAC80 to prevent noise pick-up. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 6, may be substituted in each case. The gain adjust (pin 23) is a high impedance point and a $.001\mu$ F to $.01\mu$ F ceramic capacitor should be connected from this pin to common to prevent noise pick-up. Refer to Figure 7 and 8 for relationship of OFFSET and GAIN adjustments to unipolar and bipolar D/A converters.



FIGURE 6. Equivalent Resistances.

Offset Adjustment: For unipolar (CSB, CCD) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output.

For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10V. See Table III for corresponding codes and the block diagram on page 6-154 for offset adjustment connections.

Gain Adjustment: for either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table III for positive full scale voltages and the block diagrams for gain adjustment connections.



FIGURE 7. Relationship of OFFSET and GAIN Adjustments for a UNIPOLAR D/A Converter.



JAC80

FIGURE 8. Relationship of OFFSET and GAIN Adjustments for a BIPOLAR D/A Converter

Γ		ANALOG OUTPUT						
[DIGITAL INPUT	VOLT	AGE*	CURRENT				
		0 to +10V	±10V	0 to -2mA	±1mA			
CBI Models	12 Bit Resolution MSB LSB 00000000000 01111111111 10000000000 111111	+9.9976V +5.0000V +4.9976V 0.0000V 2.44mV	+9.9951V 0.0000V -0.0049V -10.0000V 4.88mV	-1.9995mA -1.0000mA -0.9995mA 0.0000mA 0.488µA	-0.9995mA 0.0000mA +0.0005mA +1.000mA 0.488µA			
CCD Models	3 Digital Resolution MSB LSB 0110 0110 0110 0110 0110 1111 0110 1111 1111 1111 1111 1111 One LSB	+9.990V** +9.900V +9.000V 0.000V 10.00mV	N/A N/A N/A N/A N/A	-1.249mA -1.238mA -1.125mA 0.000mA 1.25µA	N/A N/A N/A N/A N/A			
	 Normal full scale range with correct codes; output can go higher if illegal codes are applied. To obtain values for other binary (CBI) ranges: 0 to +5V range: divide 0 to +10V range values by 2. ±5V range: divide ±10V range values by 2. ±2.5V range: divide ±10V range values by 4. 							

6-157

TABLE III. Digital Input/Analog Output

VOLTAGE OUTPUT MODELS

OUTPUT RANGE CONNECTIONS

Internal scaling resistors provided in the DAC80 may be connected to produce bipolar output voltage ranges of $\pm 10^{*}, \pm 5$ or ± 2.5 V or unipolar output voltage ranges of 0 to +5 or 0 to +10V.* See Figure 9.

*Refer to ±12V supply operation discussion, page 6-156.



FIGURE 9. Output Amplifier Voltage Range Scaling Circuit. Gain and offset drift are minimized in the DAC80 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table IV. Settling time is specified for a full scale range change: 5 microseconds for $8k\Omega$ or $10k\Omega$ feedback resistors; 3 microseconds for a $5k\Omega$ feedback resistor.

Output	Digital	Connect	Connect	Connect	Connect
Range	Input Codes	Pin 15 to	Pin 17 to	Pin 19 to	Pin 16 to
	COB or CTC COB or CTC COB or CTC CSB CSB CCD	19 18 18 18 18 18 19	20 20 20 21 21 N.C.	15 N.C. 20 N.C. 20 15	24 24 24 24 24 24 24 24

TABLE IV. Output Voltage Range Connections -Voltage Model DAC80.

CURRENT OUTPUT MODELS

The equivalent output circuit and resistive scaling network of the current model differ from the voltage model and are shown in Figures 10 and 11. Instructions for using the DAC80-XXX-I with a resistor or an external op amp follow. External R_{LS} or R_{LP} resistors are required to produce exactly 0'to -2V or $\pm 1V$ output. TCR of these resistors should be ± 100 ppm/°C or less to maintain the DAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.

Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of ± 1 V or 0 to -2V. These resistors (R_{L1}) are an integral part of the DAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external R_L (or R_F) resistors should have a TCR of ± 25 ppm/°C or less to minimize drift. This will typically add ± 50 ppm/°C + the TCR of R_L (or R_F) to the total drift.



FIGURE 10. Internal Scaling Resistors



FIGURE 11. DAC80 Current Model Equivalent Output Circuit.

		Internal	1% Metal Film		R1.1 Connections			Reference	Bipolar Offset		
Digital Input Codes	Output Range	Resistance R11	External R _{1.8}	Resistance R _{1.P}	Connect Pin 15 to	Connect Pin 18 to	Connect Pin 20 to	Connect Pin 16 to	Connect Pin 17 to	R _{1.8}	R _{I.P}
CSB	0 to -2V	0.968kΩ	105Ω	N/A	20	19 & R ₁₅	15	24	Com (21)	Between Pin 18 & Com (21)	N/A
CCD COB or CTC	0 to -2V ±1V	1.875kΩ 1.2kΩ	Ν/Α 90.9Ω	36.5kΩ N/A	19 18	Com (21) 19	N.C. R _{LS}	24 24	N.C. 15	N/A Between Pin 20 & Com (21)	Between Pin 15 & 21 N/A

TABLE V. DAC80-XXX-I Resistive Load Connections.

DRIVING A RESISTIVE LOAD

A load resistance, $R_L = R_{L1} + R_{LS}$, connected as shown in Figure 12 will generate a voltage range, V_{OUT} , determined by:

$$V_{OUT} = -2mA \left(\frac{15k \times RL}{15k + RL} \right)$$

Where R_L max = $1.36k\Omega$ and V_{OUT} max = -2.5V



FIGURE 12. Equivalent Circuit DAC80-CBI-I connected for Unipolar Voltage Output with Resistive Load.

To achieve specified drift, connect the internal scaling resistor (R_{L1}) as shown in Table V to an external metal film trim resistor (R_{LS}) to provide full scale output voltage range of 0 to -2V. With $R_{LS} = 0$, $V_{OUT} = -1.82V$.

CCD Input Code: Connect the internal scaling resistors as shown in Table V and add an external metal film resistor (R_{LP}) in parallel as shown in Figure 13 to obtain a 0 to -2 volt full scale output voltage range for CCD input codes.

With
$$R_L = \frac{R_{LI} \times R_{LP}}{R_{LI} + R_{LP}}$$
,
 $V_{OUT} = -1.25 \text{mA} \left(\frac{15.6 \text{k} \times R_L}{15.6 \text{k} + R_L} \right)$
If $R_{LP} = \infty$, $V_{OUT} = -2.08 \text{V}$

Current controlled
by digital input
$$15$$

 $15.6k\Omega$
 $1.25mA$
 R_{LI}
 $1.875k\Omega$
 R_{LP}
 V_{OUT}
 21
Com

FIGURE 13. DAC80-CCD-I Connected for Voltage Output with Resistive Load

DRIVING A RESISTOR LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure 14, $R_L = R_{LI} + R_{LS}$. V_{OUT} is determined by:

 $V_{OUT} = \pm 1 \text{mA} \quad \left(\frac{\text{R}_{L} \times 4.44\text{k}}{\text{R}_{L} + 4.44\text{k}}\right)$ Where R_L max = 5.72kΩ V_{OUT} max = ±2.5V

To achieve specified drift, connect the internal scaling resistors (R_{LI}) as shown in Table V for the COB or CTC codes and add an external metal film resistor (R_{LS}) in series to obtain a full scale output range of $\pm 1V$.

With
$$R_{LS} = 0$$
, $V_{OUT} = \pm 0.944 V$.



FIGURE 14. DAC80-CBI-I Connected for Bipolar Output Voltage with Resistive Load.

DRIVING AN EXTERNAL OP AMP

The current model DAC80 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. See Figure 15.

$$V_{OUT} = I_{OUT} \times R_F$$

where I_{OUT} is the DAC80 output current and R_F is the feedback resistor. Using the internal feedback resistors of the current model DAC80 provides output voltage ranges the same as the voltage model DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table VI.

Output	Digital	Connect	Connect	Connect	Conect
Range	Input Codes	(A) to	Pin 17 to	Pin 19 to	Pin 16 to
±10V	COB or CTC	19	15	()	24
±5V	COB or CTC	18	15	N.C.	24
±2.5V	COB or CTC	18	15	15	24
0 to +10V	CSB	18	21	N.C.	24
0 to +5V	CSB	18	21	15	24
0 to +10V	CCD	19	N.C.	(A)	24

TABLE VI. Voltage Range of Current Output DAC80.



FIGURE 15. External Op Amp - Using Internal Feedback Resistors.

OUTPUT LARGER THAN 20V RANGE

For output voltage ranges larger than ± 10 volts, a high voltage op amp may be employed with an external feedback resistor. Use I_{OUT} values of ± 1 mA for bipolar voltage ranges and -2mA for unipolar voltage ranges. See Figure 16. Use protection diodes when a high voltage op amp is used.

The feedback resistor, R_F , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between R_F and the internal scaling resistor network. This will typically add 50 ppm/°C + R_F drift to total drift.



FIGURE 16. External Op Amp - Using External Feedback Resistors.

COMPUTING TOTAL ACCURACY OVER TEMPERATURE

The accuracy drift with temperature of a DAC80 consists of three primary components: Gain drift, unipolar or bipolar offset drift, and linearity drift. To obtain the worst case accuracy drift, most users would assume that all drift errors are random and would simply add them algebraically. However, the worst case accuracy drift for a DAC80 operating in the bipolar mode is about one-half of the algebraic sum of the individual drift errors.

To explain this fact, it is necessary to consider the unipolar and bipolar modes of operation separately. Note that the linearity drift of both modes is negligible. (Total linearity error is less than $\pm 1/2$ LSB over 0°C to $\pm 70^{\circ}$ C.)

In the unipolar mode of operation, offset drift (± 1 ppm/°C) is due primarily to voltage offset drift of the output op amp and, to a lesser extent, to the leakage current through the quad current switches. Gain drift consists of several components: 1) ± 10 ppm/°C due to ratio drift of current weighting resistors to the reference resistor and current switch V_{BE} to the reference transistor (refer to Model 4550 data sheet); and 2) ± 20 ppm/°C due to to the zener reference. The sum of these two components, ± 30 ppm/°C, is the maximum gain drift.

Because the parameters described could all drift in the same direction, the worst case accuracy drift in the unipolar mode is simply the sum of the components, or $\pm 31 \text{ ppm}/^{\circ}\text{C}$.

In the bipolar mode the major portion (67%) of gain drift is due to the zener reference. The gain and offset drifts caused by reference drift are always in opposite directions. Therefore, the accuracy drift will be the difference rather than the sum of these drifts.

First, consider the effect of reference variations on offset drift. Figure 17 shows a simplified circuit diagram of a DAC80 operating in the bipolar mode with all bits off. The current switch leakage current is negligible, so

$$V_{-FULL \text{ SCALE}} = -\frac{RF}{RBPO} \cdot V_{REF}$$
$$= -\frac{10k}{6.3k} \cdot 6.3V = -10 \text{ volts}$$

This equation shows that if V_{REF} increases, the output voltage will decrease and vice versa. If the V_{REF} drift is



FIGURE 17. Simplified Diagram of DAC80 with "All Bits Off" Operating in Bipolar ±10V Range.

+20 ppm/°C, this is equivalent to (+20 ppm/°C) x (+6.3V) = $+126\mu$ V/°C. This will result in a voltage drift at the amplifier output of

$$\frac{\Delta V_{-FS}}{\Delta T} = -\frac{RF}{R_{BPO}} \cdot \frac{\Delta V_{REF}}{\Delta T}$$
$$= -\frac{10k}{6.3k} \cdot 126\mu V/^{\circ}C = -200\mu V/^{\circ}C.$$

Since the DAC80 is operating in the $\pm 10V$ range this is equivalent to $(-200\mu V/^{\circ}C) \div (20V \text{ range}) = -10 \text{ ppm of } FSR/^{\circ}C.$

Now consider the effect of reference changes on gain drift. When all of the bits are turned on it can be shown that:

$$\frac{\Delta V_{+FULL SCALE}}{\Delta T} = + \frac{R_F}{R_{BPO}} \cdot \frac{V_{REF}}{\Delta T}$$
$$= + \frac{10k}{6.3k} \cdot 126\mu V/^{\circ}C = +200\mu V/^{\circ}C$$
and $\frac{+200\mu V/^{\circ}C}{20V Range} = +10ppm/^{\circ}C \text{ of FSR.}$

This result indicates that the drift of the minus full scale voltage will be equal in magnitude to, and in the opposite direction of, the drift of the plus full scale voltage and that



FIGURE 18. (a) Effect of a Positive Reference Drift on the Ideal D/A Transfer Function; (b) Error Distribution Due to Reference Voltage Drift in a DAC80.

zener reference variations have virtually no effect on the zero point. (See Figure 18) This equation also indicates that the gain drift is equal to the V_{REF} drift in ppm/°C, and the magnitude of the minus full scale drift and plus full scale drift is equal to one-half of the V_{REF} drift.

Using this relationship, the worst case accuracy drift for a bipolar DAC80 can be computed. The maximum TCR of the zener reference is ± 20 ppm/°C. The gain drift due to the reference then is also ±20ppm/°C. The full scale drift and bipolar offset drift are each half that amount or ± 10 ppm/°C. The maximum gain and offset drifts of the DAC80, exclusive of the reference, are ± 10 and ±5ppm/°C respectively. Adding this to the full scale drift due to the reference gives a worst case total accuracy drift of ± 25 ppm/°C. (Random drifts, which these are, can be in the same direction, so they add directly.) This is much less that the total drift obtained by simply adding the maximum gain and bipolar offset drifts (±45ppm/°C). The maximum zero point drift is equal to one-half of the gain drift exclusive of the reference plus the offset drift exclusive of the reference, or ± 10 ppm of FSR/°C.

The DAC80 is specified over a 0° C to +70°C temperature range giving a maximum excursion from room temperature (+25°C) of 45°C. Assuming that gain and offset errors have been adjusted to zero at room temperature,

total worst case accuracy error

= Linearity error + Accuracy drift x ΔT = $\pm 0.01\% + \pm 25$ ppm/°C (45°C) (100) = $\pm 0.12\%$;

total worst case bipolar zero point error = Bipolar zero drift x ΔT

- = ±10ppm of FSR% (45°C) (100)
- = ±0.045%

