

32 KB CORE MEMORY (750 ns)

MAINTENANCE MANUAL

Consists of:

Information Specification	29-493A12
Schematic (Electronics)	35-607R05D08
Component Locator (Electronics)	35-607R05E03
Schematic (Stack)	35-475R01D08
Component Locator (Stack)	35-517R02D03
Schematic (Electronics)	35-607M01R06D08
Component Locator (Electronics)	35-607M01R06E03



INTERDATA®
A DIVISION OF
THE PERKIN-ELMER CORPORATION
Oceanport, New Jersey 07757, U.S.A.

PAGE REVISION STATUS SHEET

PUBLICATION NUMBER 29-493

TITLE 32KB Core Memory (750 ns) Maintenance Manual
REVISION R11 DATE December 1977

PAGE	REV.	DATE	PAGE	REV.	DATE	PAGE	REV.	DATE
29-493A12 Information Specification R00 1-18	1/76 R00	1/76	35-607M01R06E03 Assembly 1 of 1 R06	12/77				
35-607D08 Schematic R05 1-20	7/77 R05	7/77						
35-607E03 Assembly R05 1 of 1	R05	4/77						
35-475D08 Schematic R01 1-4	9/73 R01	9/73						
35-517D03 Assembly R02 1 2	1/76 R02 1/76 R02 1/76							
35-607M01R06D08 Schematic 1-20	R06	12/77						

MANUAL UPDATE PACKAGE COVER SHEET

THIS PACKAGE UPDATES THE FOLLOWING PUBLICATIONS

PUB. NO.	OLD REV.	NEW REV.	TITLE
29-493	R09 R10	R10 R11	32KB Core Memory (750ns) Maintenance Manual (ECN 3366) (ECN 3407)

This revision includes changes reflecting:

ECNs 3366, 3407

SCNs

Briefly, the changes are as follows:

This Package Consists Of:

This Instruction Sheet

New Title Sheet

Page Revision Status Sheet

35-607M01R06D08 Sheets 1 and 2, 11 and 12, 17 and 18, 19 and 20

35-607M01R06E03 Sheet 1 of 1

MANUAL UPDATE PACKAGE COVER SHEET

THIS PACKAGE UPDATES THE FOLLOWING PUBLICATIONS

PUB. NO.	OLD REV.	NEW REV.	TITLE
29-493	R04	R09	32KB Core Memory (750 ns) Maintenance Manual

This revision includes changes reflecting:

ECNs 3066, 3150, 3072, 3148, 3188, 3227

SCNs

Briefly, the changes are as follows:

This package consists of:

This Instruction Sheet

New Title Sheet

Foreword

35-607R05D08 Sheets 1 thru 20

35-607R05E03 Sheet 1 of 1

35-607M01R04D08 Sheets 1 thru 20

35-607M01R04E03 Sheet 1 of 1



MANUAL UPDATE PACKAGE COVER SHEET

THIS PACKAGE UPDATES THE FOLLOWING PUBLICATIONS

PUB. NO.	OLD REV.	NEW REV.	TITLE
29-493	R04	R06	32KB Core Memory (750 ns) Maintenance Manual

This revision includes changes reflecting:

ECNs 3066, 3150, 3072

SCNs

Briefly, the changes are as follows:

This package consists of:

This Instruction Sheet

New Title Page

Foreword

35-607R05D08 Sheets 1 thru 20

35-607R05E03 Sheet 1 of 1

35-607M01R01D08 Sheets 1 thru 20

35-607M01E03 Sheet 1 of 1

FOREWORD

This Manual contains the information necessary to maintain the 1 microsecond, 32KB core memory. Both M00 and M01 versions are covered.



32 KB CORE MEMORY INFORMATION SPECIFICATION

INTRODUCTION

The 32KB Core Memory Module consists of one 15 inch mother board which contains a plug-on core stack of 16K X 17 bits (32K bytes with parity – INTERDATA Part Number 02-409F01) or 16K X 16 bits (32K bytes without parity – INTERDATA Part Number 02-409F02). The Memory Module is pluggable into standard INTERDATA chassis with 0.75 inch center to center spacings. Table 1 provides the part number and cycle times for the 32KB core Memories.

TABLE 1. 32KB CORE MEMORY

PART NUMBER	PRODUCT NUMBER	SPEED	SIZE	CONFIGURATION
32-206F01		0.75 microseconds	32KB	16K X 17*
32-206F02		0.75 microseconds	32KB	16K X 16

*The seventeenth bit is a Parity bit.

SCOPE

This specification describes the operation of the 32KB Core Memory, the inputs necessary to operate the memory, and the resultant outputs provided by the Memory.

Sections on Block Diagram Analysis, Timing Information, Troubleshooting, Maintenance, and Mnemonics are also provided.

MEMORY CONFIGURATION

The Memory is wired in a 3D, 3 wire, coincident current configuration. Figure 1 illustrates the x and y wiring for the 16K X 17 bit core array, arranged in a 128 by 128 line matrix. Each bit has two sense-inhibit windings designated as Sense Inhibit Section A and Sense Inhibit Section B.

PHYSICAL DESCRIPTION

The 32KB Core Memory assembly, part number 32-206, consists of two subassemblies:

1. 35-607-Electronics (Mother Board)
2. 35-517 F01 Core Stack

The mother board (approximately 15 inches by 15 inches) contains all memory drive, timing, and memory bus interface circuits.

The 35-517 Core Stack, which plugs directly into the 35-607 Mother Board, contains the core and diode arrays.

Figure 2 illustrates the physical location, on the mother board, of the major circuit blocks. The 35-607E03 Component Factor shows address and parity strapping in addition to test and adjustment points.

A back panel map is shown on Sheet 2 of Functional Schematic 35-607D08.




Figure 1. X and Y Core Array




Figure 2. 32KB Core Memory Major Circuit Locations

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

BLOCK DIAGRAM ANALYSIS

A block diagram, illustrating the major functions of the Core Memory, is shown on Sheet 1 of Functional Schematic 35-607D08. Descriptions of the individual sections of the memory are given in the following paragraphs.

Interface

System Initialization and Power Up/Power Down

The Power Up, Power Down, or System Initialize conditions are guaranteed by the Memory Shut-Down circuit. This circuit, controlled by the SCLR0 signal, provides complete transitional and long term storage protection.

Memory Access

Access to the Memory Module is obtained through a binary (1 of 8) wired code of the three address bits; XMA150, XMA140, and MA000. Wiring of the code is implemented with on-board wire wrap terminals. Refer to Sheet 11 of the Functional Schematic 35-607D08.

The ERO latch, when set, enables the initialization of the memory cycle and, with the WRT0 signal, provides Read-Restore or Clear-Write mode control.

A memory cycle starts when one of eight valid address codes enables the low Board Select signal (BS0), and when Shift Register Clock high (SRC1) is generated by the memory start command Early Read (ERO). Refer to Sheet 11 of Functional Schematic 35-607D08.

Timing and Control

The negative going edge of the ERO signal enables a 25 MHZ delay line oscillator, which in turn advances the shift register. The Timing and Control block contains a 24 stage, two phase shift register time base. All the functional timing pulses associated with internal and interface operations are derived from the Timing and Control Section. Refer to Sheet 11.

The Module Address line MA010 is used to select the sense strobe and inhibit timing pulses for the first and second 8K bit respectively and to control the selection of the first 64 Y lines and the last 64 Y lines respectively.

Word Access (X and Y - Decode and Drivers)

In addition to the Module Address bits MA150, MA140, and MA000, there are 14 additional address lines MA010: 140 which are loaded into the address latches by Memory Busy (internal) (MB0). The latch outputs (A01:14) are decoded by the X and Y axis current steering switches which determine the memory address location to be selected. The latch outputs (A01:14), with the RXDTA/B0 and RYDTA/B0 for Read, and XWDTA/B0 and YWDTA/B0 for Write, determine the polarity of the X and Y currents. One of eight decoders, in turn, drives the X and Y current steering transformer coupled switches. The signals XRT0 and YRT0 for Read, and XWT0 and YWT0 for Write determine the time of the X and Y currents. A total of 3 switches are selected during Read and again during Write to provide a closed circuit through one X and one Y line back to their respective current sources. Refer to Sheet 12.

The functions of the drive line selection lie in a 128(Y) x 128(X) matrix with the first 64 links designated as the A Section and the second group of 64 lines designated as the B Section of each bit. Refer to Sheets 13 through 17.

Sense Section

The Sense Section contains 17 dual sense amplifiers. Each dual amplifier senses one bit. The Sense Strobe signals SASA1 or SASB1, as determined by MA010 to select the appropriate amplifier of each bit. Refer to Sheet 12.

Inhibit

Write control for each bit is provided through two separate inhibit windings; one for each 8K bit section (A or B). Selection of the required Sense Inhibit line is determined by the address MA010. A ZERO is written when the state of the Memory Data Register is Zero during Inhibit timings. Refer to Sheets 2 through 12.

Data Input/Output

The Data Register circuit block provides for temporary storage of Data Input (MD) and Data Output (MS). Refer to Sheets 2 through 10.

The 17 Memory Data (MD) lines, through the internal Data Register, determine whether a ONE or a ZERO is written into each bit.

Additional Memory Outputs

Three additional output functions provided by the memory are:

1. Memory Busy (MBS0) signal.
2. Parity bit indicator (PAR0).
3. Data Unavailability (DUA0) signal.

MEMORY INTERFACE SIGNALS

Inputs

Signals on the memory interface are TTL levels and considered positive true (e.g., Logical 1 = High > +2.7 Volts and Logical 0 = Low < +0.5 Volts). In addition, the input loading is equal to one TTL input per each signal (low level sink current $I_{IL} \leq 2$ Milliamperes). All timing is referenced to the ERO negative going edge at +1.5 Volt levels. Refer to Sheet 18 (32KB Core Memory Timing Diagram).

Early Read Signal (ERO)

The negative going edge of the ERO signal starts the memory cycle. This time is defined as T_0 . The ERO signal must remain low for a minimum of 50 nanoseconds ($T_0 + 50$). This signal is internally latched and therefore has no further effect on the memory operation until the next cycle.

Address Signals

The address signals MAX000:160 and the Extended Memory Address Lines (XMA120:150) must be valid at least 15 nanoseconds prior to ERO ($T_0 - 15$) and remain stable at least 50 nanoseconds after the ERO negative going edge ($T_0 + 50$).

To enable access to a particular 64KB Core Memory Module, the module must be coded through the use of wire wrap connections. Refer to Sheet 11.

Write Mode (WRT0)

The Write mode (WRT0) signal defines one of the two operation modes of the memory cycle:

WRT0	Low = Clear-Write mode cycle
	High = Read-Restore mode cycle

The WRT0 signal must be valid at $T_0 + 150$ nanoseconds maximum and remain valid for a period of 100 nanoseconds minimum. Refer to Sheet 11.

Memory Data (MDXX0)

The 17 Memory Data (MD) input lines carry the information to be stored into the memory location determined by the state of address lines MA150:000. The MD Bus must be valid for a Clear-Write cycle from $T_0 + 250$ nanoseconds maximum and remain stable for a period of 100 nanoseconds minimum. The high TTL level on the bus indicates that a ZERO is to be stored in the memory location.

System Clear (SCLR0)

The System Clear (SCLR0) line is activated during power-up and power-down periods. The SCLR0 line provides a data retention function as well as a restart of the memory control circuits. Refer to Sheet 17.

Outputs

All output signals are open collector circuits. The fan-out capability is limited to 20 TTL inputs (low level sink current $I_{OL} \leq 40$ Milliamperes).

Memory Sense (MSXX0)

The 17 Memory Sense (MS) lines carry the information read from the memory location during the Read-Restore mode cycle. The MS Bus is valid at $T_0 + 275$ nanoseconds maximum and remains valid for a period of 200 nanoseconds ± 50 nanoseconds.

Memory Busy (MBZ0)

A low Memory Busy (MBZ0) line indicates the active state of the memory cycle. Refer to Sheet 11. The MBZ0 signal is valid at $T_0 + 50$ nanoseconds maximum and remains valid for $T_0 + 660$ nanoseconds minimum.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

Parity Line (PAR0)

A low Parity (PAR0) line indicates the presence of a parity bit within the addressed 64KB Memory Module. Refer to Sheet 12 for strapping information. The PAR0 signal is valid at $T_0 + 50$ nanoseconds maximum and remains valid for $T_0 + 660$ nanoseconds minimum.

Data Unavailable (DUA0)

A low Data Unavailable (DUA0) line indicates unavailability of the Read data on the MS Bus. The DUA0 signal is valid for both operation modes at $T_0 + 80$ nanoseconds maximum and remains valid for $T_0 + 350$ nanoseconds minimum.

ADDRESS DECODE

Address signals MA010 : 140 provide the X and Y decode and other functions associated with 128 X 128 line matrix as shown in Tables 2 and 3. Refer to Sheet 12 for further information.

TABLE 2. X DRIVE LINE TABLE AND SELECTION SCHEME

XSTA0 - MA030=1 32 KB CORE MEMORY X LINE DECODE			
XSTB0 - MA030=0			
RXDTB0+WXDTB0 - MA100=0			
RXDTA0+WXDTA0 - MA100=1			
MA020	0	0	0
MA030	0	0	1
MA140	0	1	0
MA070	MA080	MA090	MA100
1	1	1	1
1	1	1	0
1	1	0	1
1	1	0	0
1	0	1	1
1	0	1	0
1	0	0	1
0	1	1	1
0	1	1	0
0	1	0	1
0	0	1	1
0	0	1	0
0	0	0	1
0	0	0	0
15	119	117	126
7	55	53	62
11	87	85	94
3	23	21	30
13	104	106	97
5	40	42	33
9	72	74	65
1	8	10	1
14	118	116	127
6	54	52	63
10	86	84	95
2	22	20	31
12	105	107	96
4	41	43	32
8	73	75	64
0	9	11	0
YS4	XS5	XS0	XS1
XS6	XS1	XS6	XS7
XS2	XS7	XS2	XS3
122	113	122	120
58	49	58	56
88	81	90	88
24	17	26	24
103	108	110	101
39	44	46	37
71	76	78	69
5	12	14	5
121	114	112	123
57	50	48	59
89	82	80	91
25	18	16	27
102	109	111	100
38	45	47	36
70	77	79	68
6	13	15	4

TABLE 3. Y DRIVE LINE TABLE AND SELECTION SCHEME

YSTA0 - MA060=1 32KB CORE MEMORY Y LINE DECODE			
YSTB0 - MA060=0			
RYDTB0+WYDTB0 - MA010=1			
RYDTA0+WYDTA0 - MA010=0			
MA040	0	0	0
MA050	0	0	1
MA060	0	1	0
MA010	MA110	MA120	MA130
1	1	1	1
1	1	1	0
1	1	0	1
1	1	0	0
1	0	1	1
1	0	1	0
1	0	0	1
1	0	0	0
15	126	111	118
11	67	32	75
13	124	109	116
9	65	80	73
14	127	110	119
10	66	83	74
12	125	108	117
8	64	81	72
7	62	47	54
3	3	18	11
5	60	45	52
1	1	16	9
6	63	46	55
2	2	19	10
4	61	44	53
0	0	17	8
YS0	YS4	YS2	YS6
YS1	YS6	YS2	YS5
YS3	YS5	YS3	YS7
99	114	99	107
94	79	94	71
97	112	97	120
92	106	98	84
98	115	98	102
95	78	95	87
96	113	96	104
93	76	93	85
35	50	35	43
30	15	30	22
33	48	33	41
28	13	28	20
34	51	34	42
31	14	31	23
32	49	32	40
29	12	29	21

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

CIRCUIT BLOCK DESCRIPTION

Timing and Control

Memory Timing and Control is derived from a time base comprising a 24 stage two phase shift register (Johnson Counter).

The clock is provided by a delay line oscillator. The frequency of oscillation is set at the factory. Typical wave forms and timing are shown on Figure 3.

The control part of the circuit is associated with address decode and generation of auxiliary functions. Refer to Sheet 11 and 12.




Figure 3. SRC1 Location: A89-08

Data Loop

The Data Loop circuit is controlled by a D-type flip-flop which is able to store input (Clear-Write mode) and output (Read-Restore mode) data.

A simplified circuit is shown in Figure 4. The MD Bus receiver contains a tri-state inverter.

In the Clear-Write mode, the register is controlled by the DS1 pulse whose negative going edge enables the TTL level on the tri-state receiver output. The positive going edge of the DS1 pulse transfers the input information into the register. If ZEROs are to be stored, the inhibit source is activated at the write portion of the cycle.

The loop is closed in the Read-Restore mode when the sense amplifier sets the register when reading ONEs and restores such information back in the same memory location at the write portion of the cycle. For further information, refer to Sheets 2 through 10.

X/Y Current Source

The 128 X 128 line matrix is arranged in 16 drives X 8 sinks for the X dimension and 16 drives X 8 sinks for the Y dimension.

The shared drive switch scheme requires the opposite polarities to be activated for a given operation. The X Sink is negative for Read Half Cycle and positive for Write Half Cycle. The Y Sink is positive for Read Half Cycle and negative for Write Half Cycle.




Figure 4. Simplified Data Loop Circuit

TEST POINTS

The Memory Module is equipped with test points to facilitate factory and field adjustments. Table 4 lists the test points with their corresponding location on Functional Schematic 35-607DO8, as well as the appropriate test equipment.

TABLE 4. TEST POINTS

TEST POINT	FUNCTION	LOCATION	TEST EQUIPMENT
SASAI	Sense Amp. Timing Monitor	12N5	>150 MHZ Oscilloscope
IRM1	Inhibit Rise Time Monitor	12N7	>150 MHZ Oscilloscope
ITM1	Inhibit Timing Monitor	12N8	>150 MHZ Oscilloscope
VTHM	Threshold Voltage Monitor	10J3	0-4V,<±1% DVM
VCM	X/Y Current Source Monitor	17K6	0-2V,<±1% DVM

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

TESTS AND ADJUSTMENTS

The timing of the Sense Amplifier Strobe (SAS), setting of the sense threshold (V_{TH}), and the X/Y current source bias are adjustable, and are all set to the exact standard at the factory. These settings do not change except with a circuit malfunction. Therefore, readjustment should not be attempted unless the appropriate test equipment listed in Table 4 is available.

A memory suspected of being marginal may be checked by two methods (A and B) whenever they apply:

A. Verifies factory nominal settings.

B. Verifies memory operation margins (while running memory tests or exercises).

A1. Verify that P5, P15, and N15 are within limits, including the temperature tracking, if applicable.

A2. Verify that V_{CM} monitor point reads 1.80 Volts \pm .020 Volts maximum.

If the reading is out of range, adjust Potentiometer R140 located at the Connector Section of the board until the reading is within the prescribed tolerance.

A3. Verify that the V_{THM} monitor reads 1.900 Volts \pm .050 Volts maximum.

If the reading is out of range, adjust Potentiometer R181 located at the edge of the board until the reading is within the prescribed tolerance.

B1. Verify the memory operation margins by varying the sense amplifier threshold voltage (V_{THM}). Monitor Test Point V_{THM} on the front edge of the board and vary Potentiometer R181 over the range of 1.3 to 2.5 Volts. If the memory passes this test, the problem is not in the sense circuit. If memory fails the test, troubleshoot the device circuit. Refer to the Troubleshooting Chart (Table 5) for further information.

A4. Verify that the timing of the Sense Strobe Timing (SASA1) monitor (Read-Restore mode only) is within the specified range as follows:

While running the memory test, monitor the voltage waveform on T48, Pin 16 (XRCS1 + YWCS1) and Sense Strobe Timing test point (SASA1) located at the edge of the board. The leading edge of the Sense Strobe Timing (SASA1) at +1.5 Volts level should be found at 105 nanoseconds \pm 3 nanoseconds maximum from -8 Volts level on the X Read Voltage Waveform on T48, Pin 16 as shown in Figure 5.




Figure 5. Sense Strobe Timing Reference

- B2. Verify that the memory operates successfully by varying the sense amplifier strobe timing. Monitor as described previously and vary Potentiometer R155 so that strobe timing varies between 99 to 111 nanoseconds without error.

If the memory passes this test, the problem is not of the operational margins character. If the strobe timing interval is found to be out of range, readjustment is possible with the use of the extender board. Adjust Potentiometer R155 accordingly.

NOTES

1. Clockwise adjustments on all potentiometers result in an increase of the adjusted parameter.
2. Under any circumstances, return all the variable parameters to their nominal settings within the maximum tolerances indicated.

TROUBLESHOOTING

CAUTION

**UNDER NO CIRCUMSTANCES UNCOVER THE CORE ARRAY.
DAMAGE MAY RESULT.**

To expose the component side of the electronics board for repairs, the core stack assembly may be separated (unplugged) from the electronics board by removing eight screws from the solder side of the electronics board.

The troubleshooting sequence is contained in Table 5.

TABLE 5. TROUBLESHOOTING CHART

SYMPTOM	POSSIBLE TROUBLE	WHAT TO CHECK
Fails to read or write all bits and all addresses	1. P5, P15, N15 not present	Check P5 on Pins 100-0,-1, 141-0-1 Check P15 on Pins 102-0, 139-1, 239-1 Check N15 on Pins 202-0, 138-1, 238-1
	2. Memory module not selected	Select memory module and determine that A88-Pin 06 (BS0) is low from $T_0 +10$ to $T_0 +60$ minimum. If not, refer to Sheet 11 or 32KB Core Memory Maintenance Manual Publication Number 29-493.
	3. Internal clock not running	Check waveform A89-Pin 8 (SRC1) as per Figure 3. If no pulses appear, check that A87 Pin 6 (MB1) is at a logic ONE. If not, determine if ERO is being generated. Refer to Sheet 11.

TABLE 5. TROUBLESHOOTING CHART (Continued)

SYMPTOM	POSSIBLE TROUBLE	WHAT TO CHECK
	4. X and Y currents improper	<p>Monitor X or Y Sink Bus Connector B pins and compare the voltage waveforms on Figures 6 and 7.</p> <p>If the current probe is available, monitor the current waveforms on the core stack's test loops. Compare the waveforms to Figures 8 and 9.</p> <p>Check the X and Y bias current source and its monitor point $V_{CM} = 1.80$ Volts $\pm .020$ Volts. Refer to Tests and Adjustments Section.</p> <p>If an individual current pulse appears abnormal, check the appropriate drive and sink address switches.</p> <p>Check that CHT0 Connector C Pins 0:3 are per Figure 10 and refer to Functional Schematic 35-607D08 Sheets 11 and 17.</p>
	5. Improper sense Amplifier operation	<p>Check the sense amplifier outputs available on Pins 10 and 4 of A37-A45 on Sheets 2 through 10.</p> <p>If the waveform is incorrect:</p> <ol style="list-style-type: none"> 1. Check that the V_{THM} is correct (1.9 Volts $\pm .050$ Volts maximum). 2. Check that the sense strobe timing is within tolerance, refer to Test Point Section for the test and adjustment information. 3. Check the inhibit current presence, comparing the voltage waveforms on Figures 12 and 13. <p>If current probe is available, compare with the current waveform on Figure 14.</p> <p>NOTE</p> <p>Inhibit current loop is provided for Bit 16 only.</p>
	6. Data Loop	<p>If sense amplifier output is correct:</p> <ol style="list-style-type: none"> 1. Check that DOG1 is being generated at A64-Pin 8 (Sheet 11). 2. Check that DS1 is being generated at A64-Pin 6 (Sheet 11).
Fails to read ZEROES on all bits at all addresses	<ol style="list-style-type: none"> 1. Inhibit circuit failing 2. V_{TH} very low 3. Sense strobe out of adjustments 	<p>Check that inhibit timing A61-Pin 6 and A61-Pin 8 (Sheet 12) is per timing diagram on Sheet 18.</p> <p>Check with current probe (if available) the amplitude of the inhibit current for Bit-16 as per Figure 14.</p> <p>Determine that the V_{THM} is 1.9 Volts $\pm .050$ Volts maximum.</p> <p>Determine that sense strobe timing is within tolerance, refer to Test and Adjustments Section.</p>

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

TABLE 5. TROUBLESHOOTING CHART (Continued)

SYMPTOM	POSSIBLE TROUBLE	WHAT TO CHECK
Fails to read ONES on all bits at some addresses	1. Malfunction of address switches 2. Sense strobe malfunction	Check sink and drive voltages on Connector B as per Figures 6, 7, 15 and 16. 1. If individual lines appear abnormal, check the address decoder (A47-A57) outputs associated with that line. 2. If waveform in preceding step is correct, check the transistors and diodes associated with that line. 3. If waveform in preceding step is incorrect, check the input of that decoder. 4. If waveform is incorrect, check address latches associated with the appropriate bit. Check that both Sense Strobe A and B are being generated at A63-Pin 6 and A63-Pin 8 (Sheet 12) when appropriately addressed.
Fails to read ONES on some bits at all addresses	1. Sense Amplifier failure 2. Data loop failure	Check sense amp. output of appropriate bits. If incorrect: 1. Check V_{TH} at T.P. V_{THM} (1.9 Volts \pm .050 Volts maximum). 2. Check sense strobe timing as per Test and Adjustment Section. 3. Check that associated inhibit drivers are not turning ON when writing a ONE. If correct: 1. Check the associated bit register for proper operation. 2. Check the associated data output buffer for proper operation.
Fails to read ZEROES on some bits at all addresses	1. Inhibit failure	Check appropriate inhibit driver and gates for proper operation when writing zeroes. If correct: 1. Check inhibit waveform as per Figures 12 and 13. 2. Check for shorted diodes in this recovery circuit. If incorrect: Check the associated data bit register output.

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

TABLE 5. TROUBLESHOOTING CHART (Continued)

SYMPTOM	POSSIBLE TROUBLE	WHAT TO CHECK
Fails to read ZEROES on all bits at some addresses	1. Inhibit timing failure	Check that INHTA1 and INHTB1 signals are being generated at A61 Pins 6 and 8 when properly addressed. Refer to functional schematic 35-607D08, Sheet 12. Check the inhibit waveform as per Figures 12 and 13.
Fails to read ZEROES on some bits at some addresses	1. Inhibit driver failure	Check the drive transistor associated with the failing bits when properly addressed.
Memory fails to write data on all bits at all addresses	1. Input WRTO	Check that WRTO is entering the module at Pin 127-1 on the backplane at the proper time. Refer to Functional Schematic 35-607D08, Sheets 11 and 18. If correct, ensure that CWM1 A77 Pin 9 is a logic ONE in the Clear-Write mode. Ensure that DS1 A64 Pin 6 is being generated in the Clear-Write mode.

NOTES

1. V = VOLTS
CM = CENTIMETER
NS = NANOSECOND
2. All timing is referenced to ERO signal and positioned at the beginning of the time scale.




Figure 6. X Sink Voltage Waveform

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.




Figure 7. Y Sink Voltage Waveform




Figure 8. X0 – Line Current Waveform




Figure 9. Y0 – Line Current Waveform

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.




Figure 10. X – Discharge (Anode) Pin 01




Figure 11. Y – Discharge (Cathode) Pin 02




Figure 12. Inhibit Source Voltage Waveform (Pin 118, Conn. A)

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.




Figure 13. Inhibit Return Voltage Waveform (Pin 117, Conn. A)




Figure 14. Inhibit Current Waveform




Figure 15. Drive Voltage Waveform

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.




Figure 16. Drive Voltage Waveform

MNEMONICS LIST

The following list provides a brief description of each mnemonic found in the 32K Core Memory. The source and location of each signal on Functional Schematic 35-607DO8 is also provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
A1:14	Latched Address Lines	12D1
BS0	Board Select	11C2
CHT0	Sink Discharge Timing	11C7
CWM1	Clear-Write Mode	11D8
DC0	Data Register-Clear	11R8
DOG1	Data Output Gate	11L8
DS1	Data-In Strobe	11L8
DSA0	Data-In Enable Tri-State	2L8
DSB0	Data-In Enable Tri-State	4L4
DSC0	Data-In Enable Tri-State	5L8
DSD0	Data-In Enable Tri-State	7L3
DSE0	Data-In Enable Tri-State	8L8
DSFO	Data-In Enable Tri-State	9L8
DUA0	Data Unavailable	11K7
ERO	Early Read (Memory Start)	11A3
INHTA1	Inhibit Timing-Section A	12N8

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
INHTB1	Inhibit Timing-Section B	12N9
INRT1	Inhibit Rise Timing	12N7
IRM1	Inhibit Rise Monitor	2N7
ITM1	Inhibit Timing Monitor	12N8
MA000:140	Memory Address Lines	11A2 & 12A1
MB0	Memory Busy (internal)	11C2
MB1	Memory Busy (internal)	11C2
MBS0	Memory Busy Bus	11F1
MCO	Master Clear	11N7
MD000:160	Memory Data-In Bus	2K3
MS000:160	Memory Data-Out Bus	2N3
N5A	-5 Volts Source (Bits 0:8)	10R4
N5B	-5 Volts Source (Bits 9:16)	10R5
PARO	Parity Preserve Bus	11F1
READ0	Read-Half Cycle	11F7
RRM1	Read-Restore Mode	11D8
RT0	Read Timing	11D4
RT1	Read Timing	11D4
RXDTA0	X-Read Drive Timing-Section A	12H4
RXDTB0	X-Read Drive Timing-Section B	12H4
SASA1	Sense Amplifier Strobe-Section A	12N5
SASB1	Sense Amplifier Strobe-Section B	12N6
SAT1	Sense Amplifier Timing	12N3
SCC0	System-Clear (internal)	17A1
SCLR0	System-Clear Bus	17A3
+SKV	Positive Sink Voltage	17G1
-SKV	Negative Sink Voltage	17N1
SRC1	Shift Register Clock	11G2
T ₁ , T ₃ , T ₅ T ₂₃	Odd Timing Taps	11G3
T ₂ , T ₄ , T ₆ , T ₂₄	Even Timing Taps	11G4
TEMPA	Tracking Thermistor (P/N 15)	10A1
TEMPB	Tracking Thermistor (P/N 15)	10A1
V _{CM}	X/Y Current Bias Monitor	17K7

This information is proprietary and is supplied by INTERDATA for the sole purpose of using and maintaining INTERDATA supplied equipment and shall not be used for any other purpose unless specifically authorized in writing.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
V _{TH}	Sense Amplifier Threshold Source	10H4
V _{THM}	Sense Amplifier Threshold Monitor	10J3
WRITE0	Write-Half Cycle	11E8
WRT0	Mode Control Bus	11A8
WT0	Write Timing	11E6
XCHA	X-Sink Discharge Common Anode	17J8
XCHC	X-Sink Discharge Common Cathode	17L7
XRCS1 + YWCS1	X-Read or Y-Write Bus	17 M1
XRA0 + YWA0:15	X-Read or Y-Write Drive	15K2
XRT0	X-Read Current Timing	12K9
XS0:7	X-Sink	14F2
XSTA0	X-Sink Timing-Section A	12H1
XSTBO	X-Sink Timing-Section B	12H2
YCHA	Y-Sink Discharge Common Anode	17L8
YCHC	Y-Sink Discharge Common Cathode	17L7
YRCS0 + XWCS0	Y-Read + X-Write Bus	17E1
YRT0	Y-Read Current Timing	12H9
YS0:7	Y-Sink Bus	13F2
YSTA0	Y-Sink Timing-Section A	12H2
YSTB0	Y-Sink Timing-Section B	12H3


BACK PANEL MAP		
CONN	32KB MEMORY	
	HORIZONTAL POSITION	VERTICAL POS.
41	P5	GND
40	GND	GND
39	P15	P15
38	N15	N15
37	MD150	MD160
36	MD130	MD140
35	MD110	MD120
34	MD090	MD100
33	MD070	MD080
32	MD050	MD060
31	MD030	MD040
30	MD010	MD020
29		MD000
28	TEMPA	WRTO
27	WRTO	TEMPB
26		
25		
24		
23		
22		
21		
20		
19		
18		
17		
16		
15		
14		
13		
12		
11		MS0000
10	MS010	MS020
09	MS030	MS040
08	MS050	MS060
07	MS070	MS080
06	MS090	MS100
05	MS110	MS120
04	MS130	MS140
03	MS150	MS160
02	GND	GND
01	P5	GND
00		
41	P5	GND
40	GND	GND
39		
38		
37		
36		
35	DURO	MB20
34	MA130	MA140
33	MA110	MA120
31	MA090	MA100
30	MA070	MA080
29	MA050	MA060
28		
27		
26	SCLRO	
25		
24		
23		
22		
21		
20		
19		
18		
17		
16		
15		
14		
13		
12		
11		
10	MA030	MA040
09	MA020	
08	XMA150	XMA140
07	MA010	
06	MA000	
05	PARO	
04		ERO
03	P15	N15
02		
01	GND	GND
00	P5	GND

0	XCHC
1	XCHA
2	YCHO
3	YCHA


00	GND
01	GND
02	X57
03	X56
04	X55
05	X54
06	X53
07	X52
08	X51
09	X50
10	YS7
11	YS6
12	YS5
13	YS4
14	YS3
15	YS2
16	YS1
17	YS0
18	N15
19	XRA14 + YWA14
20	15 15
21	13 13
22	12 12
23	10 10
24	11 11
25	9 9
26	8 8
27	6 6
28	7 7
29	5 5
30	4 4
31	2 2
32	3 3
33	1 1
34	XRA0 + YWA0
35	XWC14 + YRC14
36	15 15
37	13 13
38	12 12
39	10 10
40	11 11
41	9 9
42	8 8
43	6 6
44	7 7
45	5 5
46	4 4
47	2 2
48	3 3
49	1 1
50	XWC0 + YRC0
51	P15

13	I81
12	S81
11	381
10	GND
09	SA1
08	SA1
07	IA1
06	I80
05	S80
04	S80
03	GND
02	SA0
01	SA0
00	IA0

CONN B





32 KB CORE MEMORY BLOCK DIAGRAM




PRINTED CIRCUIT BOARD ASSEMBLIES AGREEING WITH THIS SCHEMATIC, MUST BE AT LEAST THE FOLLOWING REVISION LEVEL:

35-607 F01 R05	.75μSEC W/PAF
35-607 F02 R05	.75μSEC W/O PAF
35-607 F03 R05	1.0μSEC W/PAF
35-607 F04 R05	1.0μSEC W/O PAF
35-607 F05 R05	1.0μSEC W/PAF
35-607 F06	1.0μSEC W/O PAF

NOTE: THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.






NOTES:
1. UNLESS OTHERWISE SPECIFIED
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

SCALE -	NAME	TITLE	DATE	TITLE SCHEMATIC ELECTRONICS BRO (32KB MEMORY)	
FRAM		DRAF			
REV. 1		THK			
DATE 1-24		ENGR			
AS DRAWN				03141	SHEET OF
LESS JIG & FORMS				035607 ROD 000	2-20
SCALE & ED.					

S INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF OBTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED




NOTES:

1. UNLESS OTHERWISE SPECIFIED
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.


SCALE -	NAME	TITLE	DATE	TITLE SCHEMATIC ELECTRONICS BRD (32KB MEMORY)		
1/256 INCH		DRAFT		03141	SHEET OF 3 - 20	
	XXX	CHK				
	XX	ENGR				
	XX		DWG NO 35-607	008		
	XX					
	XX					
SHEET NUMBER REVISION		M	N	I	R	S

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.



THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF LICENSED CONTRACTS. IT IS NOT TO BE COPIED, REPRODUCED, OR DISCLOSED TO UNAUTHORIZED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE -	NAME	FILE	DATE
TOLERANCE	DRAFT		
0.01	COPY		
0.02	CHM		
0.05	NAM		
0.10	WES		
0.20	WES		
0.50	WES		
1.00	WES		
2.00	WES		
4.00	WES		
8.00	WES		
16.00	WES		
32.00	WES		
64.00	WES		
128.00	WES		
256.00	WES		
512.00	WES		
1024.00	WES		
2048.00	WES		
4096.00	WES		
8192.00	WES		
16384.00	WES		
32768.00	WES		
65536.00	WES		
131072.00	WES		
262144.00	WES		
524288.00	WES		
1048576.00	WES		
2097152.00	WES		
4194304.00	WES		
8388608.00	WES		
16777216.00	WES		
33554432.00	WES		
67108864.00	WES		
134217728.00	WES		
268435456.00	WES		
536870912.00	WES		
107374184.00	WES		
214748368.00	WES		
429496736.00	WES		
858993472.00	WES		
1717986944.00	WES		
3435973888.00	WES		
6871947776.00	WES		
1374389552.00	WES		
2748779104.00	WES		
5497558208.00	WES		
10995116416.00	WES		
21990232832.00	WES		
43980465664.00	WES		
87960931328.00	WES		
175921862656.00	WES		
351843725312.00	WES		
703687450624.00	WES		
1407374901248.00	WES		
2814749802496.00	WES		
5629499604992.00	WES		
11258999209944.00	WES		
22517998419888.00	WES		
45035996839776.00	WES		
90071993679552.00	WES		
18014398739104.00	WES		
36028797478208.00	WES		
72057594956416.00	WES		
144115189132832.00	WES		
288230378265664.00	WES		
576460756531328.00	WES		
1152921513062656.00	WES		
2305843026125312.00	WES		
4611686052250624.00	WES		
9223372104501248.00	WES		
18446744209002496.00	WES		
36893488418004992.00	WES		
73786976836009984.00	WES		
147573953672019968.00	WES		
295147907344039936.00	WES		
590295814688079872.00	WES		
1180591629376159744.00	WES		
2361183258752319488.00	WES		
4722366517504638976.00	WES		
9444733035009277952.00	WES		
18889466070018555904.00	WES		
37778932140037111808.00	WES		
75557864280074223616.00	WES		
151115728560148447232.00	WES		
302231457120296894464.00	WES		
604462914240593788928.00	WES		
1208925828481187577856.00	WES		
2417851656962355155712.00	WES		
4835703313924710311424.00	WES		
9671406627849420622848.00	WES		
1934281325689884124576.00	WES		
3868562651379768249152.00	WES		
7737125302759536498304.00	WES		
1547425660519868996608.00	WES		
3094851321039737993216.00	WES		
6189702642079475986432.00	WES		
1237940528415851972864.00	WES		
2475881056831703945728.00	WES		
4951762113663407891456.00	WES		
9903524227326815782912.00	WES		
1980704845463403156584.00	WES		
3961409690926806313168.00	WES		
7922819381853612626336.00	WES		
1584563876370722525267.00	WES		
3169127752741445050534.00	WES		
6338255505482890101068.00	WES		
12676511010965780202136.00	WES		
25353022021931560404272.00	WES		
50706044043863120808544.00	WES		
10141208808772641617088.00	WES		
20282417617545283234176.00	WES		
40564835235090566468352.00	WES		
81129670470181132936704.00	WES		
162259340940362664873408.00	WES		
324518681880725329746816.00	WES		
649037363761450659493632.00	WES		
129807472732290131898728.00	WES		
259614945464580263797456.00	WES		
519229890929160527594912.00	WES		
103845978185832105518924.00	WES		
207691956371664211037848.00	WES		
415383912743328422075696.00	WES		
830767825486656844151392.00	WES		
166153565097331368830784.00	WES		
332307130194662737661568.00	WES		
664614260389325475323136.00	WES		
132922852078665095065672.00	WES		
265845704157330190131344.00	WES		
531691408314660380262688.00	WES		
1063382816629320760531376.00	WES		
212676563325864152106752.00	WES		
425353126651728304213504.00	WES		
850706253303456608427008.00	WES		
1701412506606913216854016.00	WES		
3402825013213826433708032.00	WES		
6805650026427652867416064.00	WES		
13611300528855355734832128.00	WES		
27222600104427711469664256.00	WES		
54445200208855422939328512.00	WES		
10889040417771084587665624.00	WES		
21778080835542169175331248.00	WES		
43556161671084338350662496.00	WES		
87112323342168676701324992.00	WES		
17422464684433741340264984.00	WES		
34844929368867482680529968.00	WES		
69689858737734965361059936.00	WES		
13937971767546930672019972.00	WES		
27875943535093861344039944.00	WES		
55751887070187722688079888.00	WES		
11150377414037545377615976.00	WES		
22300754828075090755231952.00	WES		
44601509656150181510463904.00	WES		
89203019312300363020927808.00	WES		
17840603864600727241855616.00	WES		
35681207729200144483711232.00	WES		
71362415458400288967424664.00	WES		
14272483091680577893489328.00</			




NOTES:

1. UNLESS OTHERWISE SPECIFIED
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

卷之三


THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.


**TITLE SCHEMATIC
ELECTRONICS BRD
(32KB MEMORY)**




NOTES:
1) UNLESS OTHERWISE SPECIFIED
2) DIODES ARE 23-301.
6) TRANSISTORS ARE 2C 000.

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT, AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.







NOTES:


- 1) UNLESS OTHERWISE SPECIFIED:
 - 1) DIODES ARE 23-001.
 - 2) TRANSISTORS ARE 20-020.

INFORMATION IS PROPRIETARY AND IS SUPPLIED
INTERDATA FOR THE SOLE PURPOSE OF
TRAINING AND USING INTERDATA SUPPLIED
EQUIPMENT AND SHALL NOT BE USED FOR ANY
PURPOSE UNLESS SPECIFICALLY INDICATED.

LE SCHEMATIC
ELECTRONICS BRD.
(32KB MEMORY)

33141 SHEET NO
35-607 008 9-20

REVISIONS




NOTES:

1. UNLESS OTHERWISE SPEC:
 - a) DIODES ARE 23-001.
 - b) TRANSISTORS ARE 20-020.

				OTHER PURPOSE UNLESS SPECIFICALLY INDICATED	
SCALE -	NAME	TITLE	DATE	TITLE SCHEMATIC ELECTRONICS BRD. (32KB MEMORY)	
TOLERANCE		DRAFT			
X .01		CHK			
X .02		ENGR			
X .03					
ANGLES ± 10°					
UNLESS OTHERWISE SPECIFIED				LAST REVISED	03141
				DWG. NO.	35-607 DOB 10-20

REVISIONS

FOR PREVIOUS REV.
INFO. SEE VOIDED
MICROFILM COPY
35-607 DOORSHUTTER
WSI 3022 1-9-67
PREAC2 A87-05-06
PIN NUMBERS WERE
REVERSED
WSI 3022 1-9-67



MEMORY TIMING


THIS INFORMATION IS PROPRIETARY AND IS AMPLIFIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

- NOTES:
 1. UNLESS OTHERWISE SPECIFIED:
 2. DIODES ARE 23-001.
 3. TRANSISTORS ARE 20-020.

2. TIMING TAP REFERENCES IN BRACKETS
 APPLY TO 35-607 FO5E & FO6 ONLY.

SCALE-	NAME	TITLE	DATE
XXX	K. LAFFERTY	DRAFT	27 FEB 75
XX		CHK	
X		ENGR	
1			
10			
UNLESS OTHERWISE SPECIFIED			
TASK NO. 03141			
QW NO. 35-607 R02D08			
SHEET NO. 11-20			

SCHEMATIC
 ELECTRONICS BOARD
 (32KB MEMORY)




ADDRESS LATCHES &

NOTES:

1. UNLESS OTHERWISE SPECIFIED
- a) DIODES ARE 23-001.
- b) TRANSISTORS ARE 20-020.


SCALE—	NAME	TITLE	DATE	TITLE	SCHEMATIC
TOLERANCE	K. LAFFERTY			DRAFT	26 FEB 75
XXA	± .005			CHK	
XX	± .02			ENGR	
X	± .13				
ANGLES	10°				
UNLESS OTHERWISE SPECIFIED					
				TASK NO.	03141
				DRAW. NO.	35-607 D08
				SHEET OF	12-20


THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.



Y SINK


NAME	TITLE	DATE	TITLE: FUNCT. SCHEMATIC	
DRAFT			ELECTRONICS BOARD	
CHK			(32KB MEMORY)	
ENGR			REV 03141	SHEET OF
			035-607	13-20
DIR ENG				





X/Y DRIVE

NAME <u>G. MELTON</u>	TITLE DRAFT	DATE	TITLE FUNCT. SCHEMATIC ELECTRONICS BRD. (32KB MEMORY)	
	CHK			
	ENGR			
			TASK NO. <u>05141</u>	SHEET OF <u>15-20</u>
	DIR ENG		ITEM NO. <u>35-607</u>	DGS
M	N	P	Q	S

X/Y DRIVE







PRINTED AND DRAWN FOR THE PURPOSE OF
VIEWING AND USING PATTERN DATA AS PRINTED
BY VACUUM TUBE AND SEMICONDUCTOR
MANUFACTURERS. NO SPACES OR TABS INDICATED.

NAME	MELTON	DATE	TITLE FUNCT. SCHEMATIC	
DRW.			ELECTRONICS BRD. (32 KB MEMORY)	
CHK.				
ENGR.				
DIR. ENG.				
35-607			35-607	
DOS 16			DOS 16	
20			20	

REVISIONS

AREA 1A, 1B, 1C WAS NOT
SPEC'D. AREA 1E, 1F, 1G,
1H, 1I, 1J, 1K, 1L, 1M,
1N, 1P, 1Q, 1R, 1S, 1T
WAS NOT SPEC'D.

USN 1111 2801 5-17-74


SYSTEM CLEARBIAS SOURCE


- NOTES:
- UNLESS OTHERWISE SPECIFIED:
 - DIODES ARE 23-034.
 - TRANSISTORS ARE 20-020.

CHARGE CIRCUIT REQ'D FOR
35-607 F01 & F02 ONLY


SCALE-	NAME	TITLE	DATE
XXX	S-008	DRAFT	
XX	S-01	CHK	
X	S-02	ENGR	
ANGLES	± 10°		
UNLESS OTHERWISE SPECIFIED			

SCHEMATIC
EL-607-A21
(32KB MEMORY)
35-607 F01 D08
REV. 03-11-74
SHEET 01
EQUIPMENT NO. 35-607-A21 D08






VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY






REVISIONS	J. HELVATY	DRAFT	10-22-75	SCHEMATIC
ADDED COMPONENTS 295-C101				ELECTRONICS BOARD
REGULATED CURRENT LT-48 D185				(32 KB MEMORY)
CHANGED CIRCUITRY 10-22-75				
NEW ARTWORK.				
X	295-B - 730-74 R01			03141
				SHEET
				35-607 R01 D08 19-20



VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY

C97 & C55 WERE NOT GROUNDED	REVISIONS	J. HELVATY	DRAFT	10-23-75	SCHEMATIC
JC 1938 - 7 30-76 R02	R182E R183 PLUS RELATED CIRCUITRY WAS NOT SPEC'D				ELECTRONICS BOARD (32KB MEMORY)
REVISED CIRCUITRY TO REFLECT NEW COR.					03141
WS 280 - V.H.A. 76 003	WS 280 - 7 30-76 R02				SHEET
					35-607 R02J08 20-20






32 KB CORE MEMORY BLOCK DIAGRAM

NOTE : THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT

PRINTED CIRCUIT BOARD ASSEMBLIES
GREENING WITH THIS SCHEMATIC
MUST BE AT LEAST THE FOLLOWING
REVISION LEVELS:

5-607F01M01R06	.75 μSEC W/ PAR
5-607F02M01R06	.75 μSEC W/O PAR
5-607F03M01R06	1.0 μSEC W/ PAR
5-607F04M01R06	1.0 μSEC W/O PAR
5-607F05M01R06	1.0 μSEC W/ PAR READ MODIFY WRITE
5-607F06M01R06	1.0 μSEC W/O PAR READ MODIFY WRITE




REVISIONS
REVISED SHT. 11
WS 1V 3072 F19-16-2
REVISED SHT'S 116 181
AREA N7 35-607 FO1 M01
THRU 35-607 FO6 M01
WERE R00.
1V 3183 6-19-77
REVISED SHT'S 10 & 11
AREA N7 35-607 FO1 M01
THRU 35-607 FO6 M01
WERE R02.

PM 8U 3148 | 6-21-77 R
REVISED SHTS 2 E 17
35-607 FOI M01 - FOG M01 WAS
PM 8U 3227 | 7-5-77 R

VISIONS CONT	REVISIONS CONT	NAME	TITLE	DATE	TITLE SCHEMATIC
607 FOIMOI - FOG MOI	REVISED SAT 5/17/62 20	W. LIMPERT	DRAFT	3/15/76	ELECTRONICS BOARD
CE R04	35-607 FOIMOI - FOG MOI	H. MATTER	CHK	3/15/76	(32KB MEMORY)
113401 HIZ-B-77 R06	WERE R05	P. OSBDA	ENGR	11-17-76	
GP 1/2 3366 11-15-77 R05	REVISED SAT 5/17/62 20	B. MULLER	TEST	11-17-76	LASH NO. 03017
	REVISED SAT 5/17/62 20	S. MESSINA	MCR	11-17-76	SHET OF 35-607 FOIMOI RD600B 1-20

REVISIONS

REMOVED # ADJACENT TO FOLLOWING WITHOUT PARITY
(ALWAYS WHEN COMPONENT)
C1-A9, C2-R4, C3-A9, D1-D4
D2-D5, D6, D3-D8, D4-D16
D8-Q5, E1-Q23, E2-R34
E2-Q22, T15, E4-R33, F2-D1116
D1-V8-L11, F4-D100 & D109,
H3-R67, J2-A2 (VARI. FOR E/F/G)
P-M10U 3227 7-1-77 RD1



THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE- NAME TITLE DATE
TOLERANCE
XXX .005
XX .02
X .03
ANGLE T 10
UNITS IN
SP1
TITLE SCHEMATIC
ELECTRONICS B60
(32KB MEMORY)
TASK 03017 SHEET OF
DNC NO. 35-607 MN101008 2-20

NOTES:
UNLESS OTHERWISE SPECIFIED:
ALL DIODES ARE 23-001.
ALL TRANSISTORS ARE 20-020.

REVISIONS


TYPE	INIT DATE
PRODUCTION	ENG. 1/44 DATE 1/16/76
ASSEMBLY	PROD.

CONN	BACK PANEL MAP		
	CONN POSITION MOTHER BOARD VERTICAL POS.	32KB MEMORY HORIZONTAL POSITION	
41	PS	GND	
40	GND	GND	
39	P15	P15	
38	N15	N15	
37	MD150	MD160	
36	MD130	MD140	
35	MD110	MD120	
34	MD090	MD100	
33	MD070	MD080	
32	MD050	MD060	
31	MD030	MD040	
30	MD010	MD020	
29		MD000	
28	TEMPA		
27	WRTO	TEMPB	
26			
25			
24			
23			
22			
21			
20			
19			
18			
17			
16			
15			
14			
13			
12			
11			
10		MS000	
09	MS010	MS020	
08	MS030	MS040	
07	MS050	MS060	
06	MS070	MS080	
05	MS090	MS100	
04	MS110	MS120	
03	MS130	MS140	
02	MS150	MS160	
01	GND	GND	
00	PS	GND	
41	PS	GND	
40	GND	GND	
39			
38			
37			
36			
35	DUAO	MB20	
34			
33	MA130	MA140	
32	MA110	MA120	
31	MA090	MA100	
30	MA070	MA080	
29	MA050	MA060	
28			
27			
26	SCLRO		
25			
24			
23			
22			
21			
20			
19			
18			
17			
16			
15			
14			
13			
12			
11			
10	MA030	MA040	
09	MA020		
08	XMA150	XMA140	
07	MA010		
06	MA000		
05	PARO	ERO	
04			
03	P15	N15	
02			
01	GND	GND	
00	PS	GND	

CONN A

CONN B

CONN C










32 KB CORE MEMORY BLOCK DIAGRAM

NOTE: THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT

PRINTED CIRCUIT BOARD ASSEMBLIES AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL:

35-607F01M01R03	.75 μSEC W/Par
35-607F02M01R03	.75 μSEC W/O Par
35-607F03M01R03	1.0 μSEC W/Par
35-607F04M01R03	1.0 μSEC W/O Par
35-607F05M01R03	1.0 μSEC W/Par
35-607F06M01R03	1.0 μSEC W/O Par READ MODIFY WRITE





SHEET REV 41 INDEX SHT NO 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

NAME	TITLE	DATE	TITLE SCHEMATIC	
W. LIMPERT	DRAFT	9/15/76	ELECTRONICS BOARD	
H. MATTER	CHK	9/15/76	(32KB MEMORY)	
P. OBDA	ENGR	11-17-76		
B. MULLER	TEST	11-17-76	TASK NO 03017	SHEET OF
S. MESSINA	MGR.	11-17-76	35-607M01R003	1-20

REVISIONS


1. 19-1000 REV A - NO. 70
 2. 19-1000 REV B - NO. 71
 3. 19-1000 REV C - NO. 72
 4. 19-1000 REV D - NO. 73
 5. 19-1000 REV E - NO. 74
 6. 19-1000 REV F - NO. 75
 7. 19-1000 REV G - NO. 76
 8. 19-1000 REV H - NO. 77
 9. 19-1000 REV I - NO. 78
 10. 19-1000 REV J - NO. 79
 11. 19-1000 REV K - NO. 80
 12. 19-1000 REV L - NO. 81
 13. 19-1000 REV M - NO. 82
 14. 19-1000 REV N - NO. 83
 15. 19-1000 REV O - NO. 84
 16. 19-1000 REV P - NO. 85
 17. 19-1000 REV Q - NO. 86
 18. 19-1000 REV R - NO. 87
 19. 19-1000 REV S - NO. 88
 20. 19-1000 REV T - NO. 89
 21. 19-1000 REV U - NO. 90
 22. 19-1000 REV V - NO. 91
 23. 19-1000 REV W - NO. 92
 24. 19-1000 REV X - NO. 93
 25. 19-1000 REV Y - NO. 94
 26. 19-1000 REV Z - NO. 95
 27. 19-1000 REV AA - NO. 96
 28. 19-1000 REV BB - NO. 97
 29. 19-1000 REV CC - NO. 98
 30. 19-1000 REV DD - NO. 99
 31. 19-1000 REV EE - NO. 100
 32. 19-1000 REV FF - NO. 101
 33. 19-1000 REV GG - NO. 102
 34. 19-1000 REV HH - NO. 103
 35. 19-1000 REV II - NO. 104
 36. 19-1000 REV JJ - NO. 105
 37. 19-1000 REV KK - NO. 106
 38. 19-1000 REV LL - NO. 107
 39. 19-1000 REV MM - NO. 108
 40. 19-1000 REV NN - NO. 109
 41. 19-1000 REV OO - NO. 110
 42. 19-1000 REV PP - NO. 111
 43. 19-1000 REV RR - NO. 112
 44. 19-1000 REV SS - NO. 113
 45. 19-1000 REV TT - NO. 114
 46. 19-1000 REV UU - NO. 115
 47. 19-1000 REV VV - NO. 116
 48. 19-1000 REV WW - NO. 117
 49. 19-1000 REV XX - NO. 118
 50. 19-1000 REV YY - NO. 119
 51. 19-1000 REV ZZ - NO. 120
 52. 19-1000 REV AA - NO. 121
 53. 19-1000 REV BB - NO. 122
 54. 19-1000 REV CC - NO. 123
 55. 19-1000 REV DD - NO. 124
 56. 19-1000 REV EE - NO. 125
 57. 19-1000 REV FF - NO. 126
 58. 19-1000 REV GG - NO. 127
 59. 19-1000 REV HH - NO. 128
 60. 19-1000 REV II - NO. 129
 61. 19-1000 REV JJ - NO. 130
 62. 19-1000 REV KK - NO. 131
 63. 19-1000 REV LL - NO. 132
 64. 19-1000 REV MM - NO. 133
 65. 19-1000 REV NN - NO. 134
 66. 19-1000 REV OO - NO. 135
 67. 19-1000 REV PP - NO. 136
 68. 19-1000 REV RR - NO. 137
 69. 19-1000 REV SS - NO. 138
 70. 19-1000 REV TT - NO. 139
 71. 19-1000 REV UU - NO. 140
 72. 19-1000 REV VV - NO. 141
 73. 19-1000 REV WW - NO. 142
 74. 19-1000 REV XX - NO. 143
 75. 19-1000 REV YY - NO. 144
 76. 19-1000 REV ZZ - NO. 145
 77. 19-1000 REV AA - NO. 146
 78. 19-1000 REV BB - NO. 147
 79. 19-1000 REV CC - NO. 148
 80. 19-1000 REV DD - NO. 149
 81. 19-1000 REV EE - NO. 150
 82. 19-1000 REV FF - NO. 151
 83. 19-1000 REV GG - NO. 152
 84. 19-1000 REV HH - NO. 153
 85. 19-1000 REV II - NO. 154
 86. 19-1000 REV JJ - NO. 155
 87. 19-1000 REV KK - NO. 156
 88. 19-1000 REV LL - NO. 157
 89. 19-1000 REV MM - NO. 158
 90. 19-1000 REV NN - NO. 159
 91. 19-1000 REV OO - NO. 160
 92. 19-1000 REV PP - NO. 161
 93. 19-1000 REV RR - NO. 162
 94. 19-1000 REV SS - NO. 163
 95. 19-1000 REV TT - NO. 164
 96. 19-1000 REV UU - NO. 165
 97. 19-1000 REV VV - NO. 166
 98. 19-1000 REV WW - NO. 167
 99. 19-1000 REV XX - NO. 168
 100. 19-1000 REV YY - NO. 169
 101. 19-1000 REV ZZ - NO. 170
 102. 19-1000 REV AA - NO. 171
 103. 19-1000 REV BB - NO. 172
 104. 19-1000 REV CC - NO. 173
 105. 19-1000 REV DD - NO. 174
 106. 19-1000 REV EE - NO. 175
 107. 19-1000 REV FF - NO. 176
 108. 19-1000 REV GG - NO. 177
 109. 19-1000 REV HH - NO. 178
 110. 19-1000 REV II - NO. 179
 111. 19-1000 REV JJ - NO. 180
 112. 19-1000 REV KK - NO. 181
 113. 19-1000 REV LL - NO. 182
 114. 19-1000 REV MM - NO. 183
 115. 19-1000 REV NN - NO. 184
 116. 19-1000 REV OO - NO. 185
 117. 19-1000 REV PP - NO. 186
 118. 19-1000 REV RR - NO. 187
 119. 19-1000 REV SS - NO. 188
 120. 19-1000 REV TT - NO. 189
 121. 19-1000 REV UU - NO. 190
 122. 19-1000 REV VV - NO. 191
 123. 19-1000 REV WW - NO. 192
 124. 19-1000 REV XX - NO. 193
 125. 19-1000 REV YY - NO. 194
 126. 19-1000 REV ZZ - NO. 195
 127. 19-1000 REV AA - NO. 196
 128. 19-1000 REV BB - NO. 197
 129. 19-1000 REV CC - NO. 198
 130. 19-1000 REV DD - NO. 199
 131. 19-1000 REV EE - NO. 200
 132. 19-1000 REV FF - NO. 201
 133. 19-1000 REV GG - NO. 202
 134. 19-1000 REV HH - NO. 203
 135. 19-1000 REV II - NO. 204
 136. 19-1000 REV JJ - NO. 205
 137. 19-1000 REV KK - NO. 206
 138. 19-1000 REV LL - NO. 207
 139. 19-1000 REV MM - NO. 208
 140. 19-1000 REV NN - NO. 209
 141. 19-1000 REV OO - NO. 210
 142. 19-1000 REV PP - NO. 211
 143. 19-1000 REV RR - NO. 212
 144. 19-1000 REV SS - NO. 213
 145. 19-1000 REV TT - NO. 214
 146. 19-1000 REV UU - NO. 215
 147. 19-1000 REV VV - NO. 216
 148. 19-1000 REV WW - NO. 217
 149. 19-1000 REV XX - NO. 218
 150. 19-1000 REV YY - NO. 219
 151. 19-1000 REV ZZ - NO. 220
 152. 19-1000 REV AA - NO. 221
 153. 19-1000 REV BB - NO. 222
 154. 19-1000 REV CC - NO. 223
 155. 19-1000 REV DD - NO. 224
 156. 19-1000 REV EE - NO. 225
 157. 19-1000 REV FF - NO. 226
 158. 19-1000 REV GG - NO. 227
 159. 19-1000 REV HH - NO. 228
 160. 19-1000 REV II - NO. 229
 161. 19-1000 REV JJ - NO. 230
 162. 19-1000 REV KK - NO. 231
 163. 19-1000 REV LL - NO. 232
 164. 19-1000 REV MM - NO. 233
 165. 19-1000 REV NN - NO. 234
 166. 19-1000 REV OO - NO. 235
 167. 19-1000 REV PP - NO. 236
 168. 19-1000 REV RR - NO. 237
 169. 19-1000 REV SS - NO. 238
 170. 19-1000 REV TT - NO. 239
 171. 19-1000 REV UU - NO. 240
 172. 19-1000 REV VV - NO. 241
 173. 19-1000 REV WW - NO. 242
 174. 19-1000 REV XX - NO. 243
 175. 19-1000 REV YY - NO. 244
 176. 19-1000 REV ZZ - NO. 245
 177. 19-1000 REV AA - NO. 246
 178. 19-1000 REV BB - NO. 247
 179. 19-1000 REV CC - NO. 248
 180. 19-1000 REV DD - NO. 249
 181. 19-1000 REV EE - NO. 250
 182. 19-1000 REV FF - NO. 251
 183. 19-1000 REV GG - NO. 252
 184. 19-1000 REV HH - NO. 253
 185. 19-1000 REV II - NO. 254
 186. 19-1000 REV JJ - NO. 255
 187. 19-1000 REV KK - NO. 256
 188. 19-1000 REV LL - NO. 257
 189. 19-1000 REV MM - NO. 258
 190. 19-1000 REV NN - NO. 259
 191. 19-1000 REV OO - NO. 260
 192. 19-1000 REV PP - NO. 261
 193. 19-1000 REV RR - NO. 262
 194. 19-1000 REV SS - NO. 263
 195. 19-1000 REV TT - NO. 264
 196. 19-1000 REV UU - NO. 265
 197. 19-1000 REV VV - NO. 266
 198. 19-1000 REV WW - NO. 267
 199. 19-1000 REV XX - NO. 268
 200. 19-1000 REV YY - NO. 269
 201. 19-1000 REV ZZ - NO. 270
 202. 19-1000 REV AA - NO. 271
 203. 19-1000 REV BB - NO. 272
 204. 19-1000 REV CC - NO. 273
 205. 19-1000 REV DD - NO. 274
 206. 19-1000 REV EE - NO. 275
 207. 19-1000 REV FF - NO. 276
 208. 19-1000 REV GG - NO. 277
 209. 19-1000 REV HH - NO. 278
 210. 19-1000 REV II - NO. 279
 211. 19-1000 REV JJ - NO. 280
 212. 19-1000 REV KK - NO. 281
 213. 19-1000 REV LL - NO. 282
 214. 19-1000 REV MM - NO. 283
 215. 19-1000 REV NN - NO. 284
 216. 19-1000 REV OO - NO. 285
 217. 19-1000 REV PP - NO. 286
 218. 19-1000 REV RR - NO. 287
 219. 19-1000 REV SS - NO. 288
 220. 19-1000 REV TT - NO. 289
 221. 19-1000 REV UU - NO. 290
 222. 19-1000 REV VV - NO. 291
 223. 19-1000 REV WW - NO. 292
 224. 19-1000 REV XX - NO. 293
 225. 19-1000 REV YY - NO. 294
 226. 19-1000 REV ZZ - NO. 295
 227. 19-1000 REV AA - NO. 296
 228. 19-1000 REV BB - NO. 297
 229. 19-1000 REV CC - NO. 298
 230. 19-1000 REV DD - NO. 299
 231. 19-1000 REV EE - NO. 300
 232. 19-1000 REV FF - NO. 301
 233. 19-1000 REV GG - NO. 302
 234. 19-1000 REV HH - NO. 303
 235. 19-1000 REV II - NO. 304
 236. 19-1000 REV JJ - NO. 305
 237. 19-1000 REV KK - NO. 306
 238. 19-1000 REV LL - NO. 307
 239. 19-1000 REV MM - NO. 308
 240. 19-1000 REV NN - NO. 309
 241. 19-1000 REV OO - NO. 310
 242. 19-1000 REV PP - NO. 311
 243. 19-1000 REV RR - NO. 312
 244. 19-1000 REV SS - NO. 313
 245. 19-1000 REV TT - NO. 314
 246. 19-1000 REV UU - NO. 315
 247. 19-1000 REV VV - NO. 316
 248. 19-1000 REV WW - NO. 317
 249. 19-1000 REV XX - NO. 318
 250. 19-1000 REV YY - NO. 319
 251. 19-1000 REV ZZ - NO. 320
 252. 19-1000 REV AA - NO. 321
 253. 19-1000 REV BB - NO. 322
 254. 19-1000 REV CC - NO. 323
 255. 19-1000 REV DD - NO. 324
 256. 19-1000 REV EE - NO. 325
 257. 19-1000 REV FF - NO. 326
 258. 19-1000 REV GG - NO. 327
 259. 19-1000 REV HH - NO. 328
 260. 19-1000 REV II - NO. 329
 261. 19-1000 REV JJ - NO. 330
 262. 19-1000 REV KK - NO. 331
 263. 19-1000 REV LL - NO. 332
 264. 19-1000 REV MM - NO. 333
 265. 19-1000 REV NN - NO. 334
 266. 19-1000 REV OO - NO. 335
 267. 19-1000 REV PP - NO. 336
 268. 19-1000 REV RR - NO. 337
 269. 19-1000 REV SS - NO. 338
 270. 19-1000 REV TT - NO. 339
 271. 19-1000 REV UU - NO. 340
 272. 19-1000 REV VV - NO. 341
 273. 19-1000 REV WW - NO. 342
 274. 19-1000 REV XX - NO. 343
 275. 19-1000 REV YY - NO. 344
 276. 19-1000 REV ZZ - NO. 345
 277. 19-1000 REV AA - NO. 346
 278. 19-1000 REV BB - NO. 347
 279. 19-1000 REV CC - NO. 348
 280. 19-1000 REV DD - NO. 349
 281. 19-1000 REV EE - NO. 350
 282. 19-1000 REV FF - NO. 351
 283. 19-1000 REV GG - NO. 352
 284. 19-1000 REV HH - NO. 353
 285. 19-1000 REV II - NO. 354
 286. 19-1000 REV JJ - NO. 355
 287. 19-1000 REV KK - NO. 356
 288. 19-1000 REV LL - NO. 357
 289. 19-1000 REV MM - NO. 358
 290. 19-1000 REV NN - NO. 359
 291. 19-1000 REV OO - NO. 360
 292. 19-1000 REV PP - NO. 361
 293. 19-1000 REV RR - NO. 362
 294. 19-1000 REV SS - NO. 363
 295. 19-1000 REV TT - NO. 364
 296. 19-1000 REV UU - NO. 365
 297. 19-1000 REV VV - NO. 366
 298. 19-1000 REV WW - NO. 367
 299. 19-1000 REV XX - NO. 368
 300. 19-1000 REV YY - NO. 369
 301. 19-1000 REV ZZ - NO. 370
 302. 19-1000 REV AA - NO. 371
 303. 19-1000 REV BB - NO. 372
 304. 19-1000 REV CC - NO. 373
 305. 19-1000 REV DD - NO. 374
 306. 19-1000 REV EE - NO. 375
 307. 19-1000 REV FF - NO. 376
 308. 19-1000 REV GG - NO. 377
 309. 19-1000 REV HH - NO. 378
 310. 19-1000 REV II - NO. 379
 311. 19-1000 REV JJ - NO





THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED


SCALE -	NAME -	DATE -
1:1	PRINTED	03017
1:2	ETCHED	008
1:4	DRILLED	4-20
1:8	ASSEMBLED	03017
1:16	TESTED	008
1:32	SHIPPED	4-20



NOTES:

1. UNLESS OTHERWISE SPECIFIED
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.


SCALE -	NAME	TITLE	DATE	TITLE SCHEMATIC ELECTRONICS BRD (32KB MEMORY)	
TOLERANCE XXX XX X		DRAFT		TAX NO. 35-607M01 008	SHEET OF 5-20
		COR			
		ENGR			
ANLSD					
INLESS OTHERWISE SPECIFIED					
M	I	N	S		



NOTES:

1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

SCALE -	NAME	TITLE	DATE	TITLE SECTION ELECTRONICS (32KB MEMORY)	
TOLERANCE		DRAFT			
XXX	1.000	CHK			
XX	.002				
X	.001	ENGR			
ANGLES	± 1°				
UNLESS OTHERWISE SPECIFIED				TASK NO.	03017
				DOC NO.	35-607A




NOTES:

- 1) UNLESS OTHERWISE STATED
- a) DIODES ARE 1N4001
- b) TRANSISTORS ARE E101

THE INFORMATION IS PROPRIETARY AND IS SUPPLIED FOR THE SOLE PURPOSE OF RECEIVING AND USING INTERDATA SUPPLIED BY SIGHT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.


SCHEMATIC
ELECTRONICS BRO.
(32KB MEMORY)



THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED

NOTES:
1. UNLESS OTHERWISE STATED
2. ODDS ARE 3-1 TO 1
3. TRANSIT

SCALE -	NAME	DATE	TITLE SCHEMATIC ELECTRONICS BRD. (32KB MEMORY)	
			10-1979	SHEET OF 5-5-87M01 208 8-20




REVISIONS

~~ARFA 15A70 PINI, 73~~

WAS FI.

Pm 32 3148 6-21-77



THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED

NOTES:


1. UNLESS OTHERWISE SPEC:
 - a) DIODES ARE 23-001.
 - b) TRANSISTORS ARE 20-020.

SCALE -	NAME	TITLE	DATE	TITLE SCHEMATIC ELECTRONICS BRD (32KB MEMORY)	
TOLERANCE		DRAFT			
XXX ± .005		CHK			
XX ± .02		ENGR			
X ± .03					
ANGLES ± 10°					
UNLESS OTHERWISE SPECIFIED					
				TASK NO. 03017	SHEET OF 10-20
				1-DWG NO. 35-607M01R01D08	

REVISIONS

1902: 987-0506
NUMBERS WERE
VERSED.
3072 6-16-77 RN
A7, T15 K4 WAS
14.
K4, T14 N.C. WAS A7
ADDED A7 TO T15.
3188 6-19-77 R02
NR 77 WAS 75

1 3407 112-877 R03
1 3407 112-877 R04



MEMORY TIMING

NOTES:


1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.


2. FOR F05 & F06 CUT PATH
E1-E2, E3-E4, E5-E6, E7-E8
& ADD JUMPER WIRES "Z TO
"Y TO W"

				OTHER PURPOSE UNLESS SPECIFICALLY INDICATED	
SCALE—	NAME	TITLE	DATE	TITLE SCHEMATIC	
				ELECTRONICS BOARD	
				(32KB MEMORY)	
				TOLERANCE	DRAFT
				xxx ± .005	
xx ± .02	CHK				
x ± .03					
ANGLES ± 1°	ENGR				
UNLESS OTHERWISE SPECIFIED					
			TASK NO.	03017	SHEET OF
			DWG NO.	35-607 MOIREAD08	11-20

REVISIONS

AREA K7, A66-05
WAS CONNECTED
TO 11G4 T3.
GP AV 3407 12-8-77 ROI






MEMORY TIMING

FORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF LEARNING AND USING INTERDATA SUPPLIED MATERIAL AND SHALL NOT BE USED FOR ANY OTHER PURPOSE.

P. USE UNLESS SPECIFICALLY INDICATED	
E Schematic LECTRONICS BOARD 32KB MEMORY)	
03017	SHEET OF
5-607M01ABD08	11 - 20
	5



ADDRESS LATCHES &


MEMORY TIMING

NOTES:

1. UNLESS OTHERWISE SPECIFIED
 - a) DIODES ARE 23-001.
 - b) TRANSISTORS ARE 20-020.

SCALE—	NAME	TITLE	DATE	TITLE SCHEMATIC ELECTRONICS BOARD (32KB MEMORY)	
TOLERANCE		DRAFT		TASK 03017 DRAFT NO 35-607M01 D08	SHEET OF 12-20
XXX .005		CHK			
XX .02		ENGR			
X .03					
ANGLES ±10°					
UNLESS OTHERWISE SPECIFIED					


THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.




X SINK


THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF USE IN THE INTERDATA EQUIPMENT. IT SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

NAME	TITLE	DATE	TITLE FUNCT. SCHEMATIC ELECTRONICS BOARD (32KB MEMORY)	
	DRAFT			
	CHK			
	ENG			
			0-0017	SHEET OF
			55-607421 008	13-20
	END		R	S
	N			





9 CHARGE CIRCUIT
 HARGE CIRCUIT
 FOR 35 607 FDI
 02 ONLY
 3227 7-1-77 R01
 D NOTE 2
 3366 11-15-77 R02




NOTES:

1. UNLESS OTHERWISE SPECIFIED.
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

2. THERMISTOR 'RTI' (23-012)
IS REQUIRED WITH 35-517F0
CORE STACK ONLY.

SCALE—	NAME	TITLE	DATE	TITLE	SCHEMATIC
TOLERANCE:				ELECTRONICS BOARD	
XXX ± .005	DRAFT			(32KB MEMORY)	
XX ± .02	CHK				
XA ± .03	ENGR				
ANGLES: ± 1°					
UNLESS OTHERWISE SPECIFIED					
	TASK	03017			SHEET OF
	01	35-607M01R02D08			17-20
	02				
	03				



NOTES: 1. SHADeD AREA (VVV) INDICATES "CAN CHANGE" OR "DO NOT CARE" INTERVAL.
2. UNLESS OTHERWISE INDICATED TIME IS IN NANOSECONDS.
3. THE NUMBER ABOVE THE LINE INDICATES MAXIMUM TIME; BELOW THE LINE MINIMUM.
4. ALL SIGNALS ARE OF STANDARD TTL LEVELS & TIMING IS REFERENCED TO V_{DD}.

5. NOT APPLICABLE TO F05 & F06

S. REFERENCES IN BRACKETS ARE APPLICABLE TO F05 & F06 ONLY.

MUM. 7. REFERENCES IN SOURCE CANNOT BE ASSOCIATED WITH THE FOG
7. REFERENCES DESIGNATED WITH * ADD 80 NANOSECONDS
FOR FOS & FOG ONLY.

SCALE—	NAME	TITLE	DATE	TITLE	SCHEMATIC
TOLERANCE		DRAFT		ELECTRONICS BOARD	
XXX	± .005	I	CHK	(32KB MEMORY)	
XX	± .02				
X	± .03				
ANGLES	10°				
UNLESS OTHERWISE SPECIFIED				TASK NO.	30317
				DWG.	35-607MO1R03D08
				HEET OF	18 - 20

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED


**TITLE SCHEMATIC
ELECTRONICS BOARD**

(32KB MEMORY)

REVISIONS

AREA K9 CHARGE CIRCUIT
REQ'D FOR 35-607 FO1
AND FO2 ONLY


PM 20 3227 7-1-77 R01



NOTES:
1. UNLESS OTHERWISE SPECIFIED:
a) DIODES ARE 23-001.
b) TRANSISTORS ARE 20-020.

THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE SOLE PURPOSE OF MAINTAINING AND USING INTERDATA SUPPORT EQUIPMENT. IT IS NOT TO BE COPIED OR USED FOR OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCHEMATIC
ELECTRONICS BOARD
(32KB MEMORY)
DRAFT
CHK
ENGR
TICK NO. 03017
DRAW NO. 35-607 MO/180008
SHEET 17-20




THIS INFORMATION IS PROPRIETARY AND IS SUPPLIED BY INTERDATA FOR THE PURPOSE OF MAINTAINING AND USING INTERDATA'S SUPPLIED EQUIPMENT AND SHALL NOT BE USED FOR ANY OTHER PURPOSE UNLESS SPECIFICALLY INDICATED.

SCALE- NAME DATE TITLE


TOLERANCE		
xx	.005	
xx	.02	
xx	.05	
xx	.10	
ANGLES		
xx		
UNLESS OTHERWISE SPECIFIED		

35-607M01R02D08 18-28



VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY

J. HELVATY	DRAFT	10-12-76	SCHEMATIC ELECTRONICS BOARD (32 KB MEMORY)	
			03017	SHT OF
			35-607 M01 D08	19-20




NOTES:
1. THERMISTOR "RTI"
(R3-012) IS REQUIRED
WITH 35-517 FOI CORE
STACK ONLY.

VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY

COPPER CUT FOR
FOS & FOG
TYP 4 PLACES


REVISIONS
ADDED NOTE 1, & CALLOUT TO RTI
GP 14U 3566 H1-15-77 ED1


V. HELVATY	DRAFT	10-13-76	SCHEMATIC
			ELECTRONICS BOARD
			(32 KB MEMORY)
03017		20-20	35-607 MOI/R1 DOB




VIEWED FROM SOLDER SIDE
FOR COMPONENT REFERENCE ONLY

J. HELVATY	DRAFT	10-12-76	SCHEMATIC ELECTRONICS BOARD (32KB MEMORY)	
			03017	SNR 0C
			35-607 M01 D08 19-20	







PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From _____ Date _____

Title _____ Publication Title _____

Company _____ Publication Number _____

Address _____

FOLD

FOLD

Check the appropriate item.

- Error Page No. _____ Drawing No. _____
- Addition Page No. _____ Drawing No. _____
- Other Page No. _____ Drawing No. _____

Explanation:

CUT ALONG LINE

FOLD

FOLD

Fold and Staple

No postage necessary if mailed in U.S.A.

STAPLE

STAPLE

FOLD

FOLD

FIRST CLASS
PERMIT No. 22
OCEANPORT, N. J.

BUSINESS REPLY MAIL

NO POSTAGE NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY:



INTERDATA®

Subsidiary of PERKIN-ELMER
Oceanport, New Jersey 07757, U.S.A.

TECH PUBLICATIONS DEPT. MS 229

FOLD

FOLD

TAPLE

STAPLE