

**PERKIN-ELMER**

# **MODEL 3230 PROCESSOR**

**Installation and Maintenance Manual**

47-004 R21

The information in this document is subject to change without notice and should not be construed as a commitment by the Perkin-Elmer Corporation. The Perkin-Elmer Corporation assumes no responsibility for any errors that may appear in this document.

The hardware description in this document is intended solely for use in operation, installation, maintenance, or repair of Perkin-Elmer equipment. Use of this document for all other purposes, without prior written approval from Perkin-Elmer is prohibited.

Any approved copy of this manual must include the Perkin-Elmer copyright notice.

The Perkin-Elmer Corporation, Data Systems Group, 2 Crescent Place, Oceanport, New Jersey 07757

© 1980, 1982 by The Perkin-Elmer Corporation

Printed in the United States of America



## TABLE OF CONTENTS

PREFACE . . . . .	xv
CHAPTER 1 PROCESSOR INSTALLATION GUIDE . . . . .	1-1
1.1 STAGING NEW HARDWARE . . . . .	1-1
1.2 MODEL 550 VDU STAGING AND CABLING . . . . .	1-1
1.3 INITIAL POWER-UP . . . . .	1-1
1.4 FINAL ON-LINE TESTING . . . . .	1-2
1.5 TEST EQUIPMENT . . . . .	1-2
CHAPTER 2 INTRODUCTION . . . . .	2-1
2.1 GENERAL INFORMATION . . . . .	2-1
2.2 UNPACKING . . . . .	2-1
2.3 GENERAL CONFIGURATION AND EXPANSIONS . . . . .	2-1
CHAPTER 3 MECHANICAL CONFIGURATION . . . . .	3-1
3.1 MECHANICAL COMPONENTS . . . . .	3-1
3.2 COOLING . . . . .	3-1
3.3 177.8 mm (7-INCH) BOARDS IN A 381 mm (15-INCH) CHASSIS . . . . .	3-2
CHAPTER 4 POWER SUBSYSTEM . . . . .	4-1
4.1 INTRODUCTION . . . . .	4-1
CHAPTER 5 SYSTEM CONTROL PANEL . . . . .	5-1
5.1 SYSTEM CONTROL PANEL . . . . .	5-1
5.1.1 Introduction . . . . .	5-1
5.1.2 Key-Operated Security Lock . . . . .	5-2

TABLE OF CONTENTS (Continued)

5.1.3	INITIALIZE (INIT) Switch (Momentary Switch) . . . . .	5-2
5.1.4	IPL ENABLE/DISABLE Switch . . . . .	5-2
5.1.5	HALT/RUN Switch . . . . .	5-2
5.1.6	SINGLE Switch . . . . .	5-2
5.1.7	Indicators . . . . .	5-3
CHAPTER 6 PROCESSOR AND MEMORY INSTALLATION . . . . .		6-1
6.1	INTRODUCTION . . . . .	6-1
6.2	CPU-A (35-767) . . . . .	6-2
6.3	CPU-B (35-768) . . . . .	6-2
6.4	CPU-C (35-769) . . . . .	6-2
6.5	CPU-D (35-770) . . . . .	6-2
6.6	CPU-LBC (35-771 or 35-806) . . . . .	6-3
6.7	STM . . . . .	6-3
6.8	PROCESSOR CABLING . . . . .	6-3
6.9	RACKO/TACKO PRIORITY CHAIN . . . . .	6-4
6.9.1	RETACKO Strapping Procedure . . . . .	6-5
6.10	MULTILEVEL EXTERNAL INTERRUPTS . . . . .	6-7
CHAPTER 7 BLOCK DIAGRAM ANALYSIS . . . . .		7-1
7.1	INTRODUCTION . . . . .	7-1
7.2	SYSTEM ORGANIZATION . . . . .	7-1
7.3	CPU-A BOARD . . . . .	7-1
7.3.1	Fixed Control Store (FCS) . . . . .	7-1
7.3.2	Writable Control Store (WCS) . . . . .	7-2
7.3.3	ROM Data Register (RDR) . . . . .	7-2
7.3.4	Control Store Address Register (CSAR) . . . . .	7-2
7.3.5	Link Register (LR) . . . . .	7-2
7.3.6	Decoder Read-Only-Memory (DROM) and Privileged Illegal ROM (PILROM) . . . . .	7-3
7.3.7	Priority Interrupt Encoder . . . . .	7-3
7.3.8	Initialize Logic . . . . .	7-3
7.3.9	Console Support Logic . . . . .	7-3
7.3.10	Test Aid . . . . .	7-3
7.4	CPU-B BOARD . . . . .	7-4
7.4.1	Arithmetic Logic Unit (ALU) . . . . .	7-4
7.4.2	A Multiplexor . . . . .	7-4
7.4.3	B Multiplexor (B Bus Shifter) . . . . .	7-4

TABLE OF CONTENTS (Continued)

7.4.4	32-Bit Shift Register . . . . .	7-4
7.4.5	Flag Register (FLR) . . . . .	7-4
7.4.6	Program Status Word (PSW) . . . . .	7-4
7.4.7	A and B Register Stacks . . . . .	7-5
7.4.8	Register Stack Control . . . . .	7-5
7.5	CPU-C BOARD . . . . .	7-5
7.5.1	Location Counter (LCC) . . . . .	7-5
7.5.2	Processor Memory Address Logic . . . . .	7-5
7.5.3	Memory Address Translator (MAT) . . . . .	7-6
7.5.4	Memory Data Register (MDR) . . . . .	7-6
7.6	CPU-D BOARD . . . . .	7-6
7.6.1	Instruction Register (IR) . . . . .	7-6
7.6.2	Input/Output (I/O) . . . . .	7-7
7.6.3	Extended Direct Memory Access (EDMA) Registers . . . . .	7-7
7.7	LOCAL BANK CONTROLLER (LBC) . . . . .	7-7
7.7.1	Input Data Register (IDR) . . . . .	7-7
7.7.2	Output Data Register (ODR) . . . . .	7-7
7.7.3	Good Data Register (GDR) . . . . .	7-8
7.7.4	Uncorrected Data Register (UDR) . . . . .	7-8
7.7.5	Cache . . . . .	7-8
7.7.6	Error Logger . . . . .	7-8
CHAPTER 8	MICROWORD DESCRIPTION . . . . .	8-1
8.1	INTRODUCTION . . . . .	8-1
8.2	MEMORY CONTROL FIELD (MC) - RD BITS 0, 1, 2, AND 3 . . . . .	8-1
8.3	ROM CONTROL FIELD (RC) - RD BITS 4 AND 5 . . . . .	8-6
8.4	MODULE SELECT FIELD (MOD) - RD BITS 6 AND 7 . . . . .	8-6
8.5	JAM CONTROL - RD BIT 8 . . . . .	8-7
8.6	OPERATION INSTRUCTION WORD FIELD - RD BITS 9, 10, AND 11 . . . . .	8-7
8.7	DESTINATION INSTRUCTION WORD FIELD - RD BITS 12, 13, 14, AND 15 . . . . .	8-10
8.8	IMMEDIATE DATA CONTROL BIT - RD BIT 16 . . . . .	8-11
8.9	A SOURCE INSTRUCTION WORD FIELD - RD BITS 17, 18, AND 19 . . . . .	8-11
8.10	SHIFTER INSTRUCTION WORD FIELD - RD BITS 20, 21, 22, AND 23 . . . . .	8-12

TABLE OF CONTENTS (Continued)

8.11	B SOURCE INSTRUCTION WORD FIELD - RD BITS 24, 25, 26, AND 27 . . . . .	8-13
8.12	E INSTRUCTION WORD FIELD - RD BITS 28, 29, 30, AND 31 . . . . .	8-13
8.13	YD FUNCTION FIELD (YDFF) . . . . .	8-17
8.14	DATA FORMATS . . . . .	8-18
8.15	INSTRUCTION FORMATS . . . . .	8-18
8.15.1	Branch . . . . .	8-19
8.15.2	Register-to-Register . . . . .	8-20
8.15.3	Register-to-Register Immediate . . . . .	8-21
CHAPTER 9 CPU-A BOARD . . . . .		9-1
9.1	INTRODUCTION . . . . .	9-1
9.2	CONTROL STORE . . . . .	9-1
9.2.1	Control Store Address Register (CSAR) . . . . .	9-1
9.2.2	Link Register (LR) . . . . .	9-4
9.2.3	Fixed Control Store (FCS) . . . . .	9-6
9.2.4	Writable Control Store (WCS) . . . . .	9-7
9.2.5	ROM Data Register (RDR) . . . . .	9-9
9.2.6	Decoder ROM (DROM) and Privileged Illegal ROM (PILROM) . . . . .	9-9
9.3	BRANCH LOGIC . . . . .	9-12
9.4	INTERRUPT SUPPORT . . . . .	9-13
9.4.1	Priority Interrupt Encoder (PIE) . . . . .	9-13
9.4.2	Interrupt Vector Jam Enable (IVJE) . . . . .	9-16
9.5	INITIALIZE CONTROL . . . . .	9-18
9.5.1	Initialization . . . . .	9-19
9.6	TEST AID . . . . .	9-21
9.7	MNEMONICS . . . . .	9-21
CHAPTER 10 CPU-B BOARD . . . . .		10-1
10.1	INTRODUCTION . . . . .	10-1
10.2	INTERNAL PROCESSOR BUSES . . . . .	10-1
10.3	ARITHMETIC LOGIC UNIT (ALU) . . . . .	10-1
10.3.1	AND . . . . .	10-2
10.3.2	OR . . . . .	10-2
10.3.3	Exclusive-OR . . . . .	10-2
10.3.4	Add . . . . .	10-3
10.3.5	Subtract . . . . .	10-3
10.3.6	Load B . . . . .	10-3
10.3.7	Load A . . . . .	10-3

TABLE OF CONTENTS (Continued)

10.4	REGISTERS . . . . .	10-4
10.4.1	Register Stack . . . . .	10-4
10.4.2	Shift Register . . . . .	10-5
10.4.3	Program Status Word (PSW) Register . . . . .	10-5
10.4.4	Flag Register (FLR) . . . . .	10-5
10.5	MULTIPLY OPERATIONS . . . . .	10-7
10.5.1	Halfword Multiply . . . . .	10-8
10.5.2	Fullword Multiply . . . . .	10-8
10.6	DIVIDE OPERATIONS . . . . .	10-9
10.6.1	Halfword Divide . . . . .	10-10
10.6.2	Fullword Divide . . . . .	10-10
10.7	B. BUS SHIFTER . . . . .	10-11
10.8	MNEMONICS . . . . .	10-11
CHAPTER 11	CPU-C BOARD . . . . .	11-1
11.1	INTRODUCTION . . . . .	11-1
11.2	PROCESSOR MEMORY ADDRESS LOGIC . . . . .	11-1
11.2.1	Memory Address Register (MAR) and Fault Memory Address Register (ZMAR) . . . . .	11-1
11.2.2	Location Counter (LOC) . . . . .	11-2
11.2.3	Program Address Multiplexors (PA MUX) . . . . .	11-2
11.2.4	Memory Data Register Summer (MDR $\Sigma$ ) . . . . .	11-3
11.2.5	Memory Address Bus Drivers . . . . .	11-3
11.3	PROCESSOR MEMORY DATA LOGIC . . . . .	11-4
11.3.1	Processor Memory Data Register . . . . .	11-4
11.3.2	Memory Data Multiplexors . . . . .	11-4
11.3.3	Local Memory Data Bus Drivers . . . . .	11-4
11.4	MEMORY ADDRESS TRANSLATOR (MAT) . . . . .	11-5
11.4.1	MAT Function . . . . .	11-5
11.4.2	Process Segment Table Descriptor (PSTD) and Segment Size Comparator (Sheet 3 of 35-769D08). . . . .	11-8
11.4.3	Shared Segment Table Descriptor (SSTD) and Shared Segment Size Comparator (Sheet 4 of 769D08) . . . . .	11-8
11.4.4	MAT Relocation Summer and LMA Drivers (Sheet 10 of 35-769D08) . . . . .	11-8
11.4.5	Stack Load Buffer (Sheet 8 of 35-769D08) . . . . .	11-8
11.4.6	Segment Table Register Stacks (Sheet 8 of 35-769D08) . . . . .	11-9
11.4.7	MAT Control (Sheet 9 of 35-769D08) . . . . .	11-9
11.4.8	Program Address Relocation Summer and LMA Drivers (Sheet 12 of 35-769D08) . . . . .	11-11
11.4.9	MAT Fault Decode (Sheet 11 of 35-769D08) . . . . .	11-11
11.4.10	Presence Bit Initialization (Sheet 5 of 35-769D08). . . . .	11-11
11.4.11	Local/Shared Memory Detection (Sheet 13 of 35-769D08) . . . . .	11-12

TABLE OF CONTENTS (Continued)

11.5 B BUS MULTIPLEXOR . . . . . 11-12

11.6 MNEMONICS . . . . . 11-13

CHAPTER 12 CPU-D BOARD . . . . . 12-1

12.1 INTRODUCTION . . . . . 12-1

12.2 PROCESSOR AND MEMORY TIMING SIGNALS . . . . . 12-1

12.3 PROCESSOR MEMORY OPERATION DECODE . . . . . 12-5

12.4 LOCAL/SHARED MEMORY . . . . . 12-7

12.5 PROCESSOR-TO-MEMORY . . . . . 12-7

12.6 PROTOCOL LOGIC TO ACQUIRE THE EDMA BUS . . . . . 12-8

12.7 EDMA BUS TRANSMISSIONS . . . . . 12-10

12.8 EDMA TO MEMORY . . . . . 12-12

12.9 CLOCK STOPS . . . . . 12-16

12.10 INSTRUCTION REGISTER AND AUXILIARY INSTRUCTION REGISTER . . . . . 12-18

12.11 FORMAT DECODING . . . . . 12-18

12.12 CALCULATE ADDRESS . . . . . 12-18

12.13 REPEAT COUNTER . . . . . 12-30

12.14 B BUS MULTIPLEXORS . . . . . 12-30

12.15 I/O SYSTEM . . . . . 12-30

12.16 MNEMONICS . . . . . 12-32

CHAPTER 13 4 MB LOCAL BANK CONTROLLER (LBC) (35-771) . . 13-1

13.1 INTRODUCTION . . . . . 13-1

13.1.1 General . . . . . 13-1

13.1.2 Power Requirements . . . . . 13-1

13.1.3 Strapping and Test Point Information . . . . . 13-2

13.1.4 LBC LED Indicator Information . . . . . 13-3

13.2 FUNCTIONAL ANALYSIS . . . . . 13-4

13.2.1 Refresh . . . . . 13-4

13.2.1.1 Burst Mode . . . . . 13-6

13.2.1.2 Cycle Steal Refresh . . . . . 13-7

13.2.2 LBC Operating Modes . . . . . 13-7

13.2.2.1 Store Fullword . . . . . 13-17

TABLE OF CONTENTS (Continued)

13.2.2.2	Store Partial Word . . . . .	13-17
13.2.2.3	Read Fullword (Cache Bypassed) . . . . .	13-19
13.2.3	Cache Option Description . . . . .	13-20
13.2.4	CPU Read Fullword (Cache Enabled) . . . . .	13-21
13.2.4.1	Cache Miss . . . . .	13-21
13.2.4.2	Cache Hit . . . . .	13-23
13.2.5	Read Error Logger (Including ECC Description) . . . . .	13-23
13.2.5.1	ECC Circuit Description . . . . .	13-23
13.2.5.2	Error Logger Description . . . . .	13-29
13.3	MNEMONICS . . . . .	13-30
CHAPTER 14	3230 STORAGE MODULE . . . . .	14-1
14.1	INTRODUCTION . . . . .	14-1
14.1.1	Module Select . . . . .	14-1
14.1.2	Memory Cycle Start/End . . . . .	14-5
14.1.3	LMB Description . . . . .	14-5
14.1.3.1	LMB 001:381 . . . . .	14-5
14.1.3.2	LMB 001:061 . . . . .	14-7
14.1.3.3	LMB 071:131 . . . . .	14-7
14.1.3.4	LMB 141:161 . . . . .	14-7
14.1.4	I/O Transceiver . . . . .	14-7
14.1.5	Mode Control . . . . .	14-7
14.1.6	Memory Read Data Strobe . . . . .	14-7
14.1.7	Word Access Decoder . . . . .	14-7
14.1.8	Strobe Clock Drivers . . . . .	14-7
14.1.9	RAM Chip Array . . . . .	14-8
14.2	STORAGE MODULE OPERATION . . . . .	14-9
14.2.1	Timing . . . . .	14-9
14.2.1.1	Start of Memory Cycle . . . . .	14-9
14.2.1.2	End of Memory Cycle . . . . .	14-9
14.2.1.3	Address Latches and Drivers . . . . .	14-9
14.2.1.4	RAS Drivers . . . . .	14-9
14.2.1.5	Memory Word Access Decode . . . . .	14-13
14.2.1.6	Write Clock Drivers . . . . .	14-14
14.2.1.7	Write Mode . . . . .	14-15
14.2.1.8	Read Mode . . . . .	14-15
14.2.1.9	Refresh . . . . .	14-19
14.2.2	Power Supply . . . . .	14-20
14.2.2.1	Introduction . . . . .	14-20
14.2.2.2	P5S Power-Down . . . . .	14-20
14.2.2.3	P5S Power-Up . . . . .	14-20
14.3	MNEMONICS . . . . .	14-20

TABLE OF CONTENTS (Continued)

CHAPTER 15	ADJUSTMENTS . . . . .	15-1
15.1	INTRODUCTION . . . . .	15-1
15.2	EDMA PROTOCOL LOGIC OSCILLATOR ADJUSTMENT . . . . .	15-1
15.3	LOCAL MEMORY TO EDMA CONTROL OSCILLATOR ADJUSTMENT . . . . .	15-2
15.4	CLOCK ADJUSTMENTS FOR THE HPFPP . . . . .	15-2
CHAPTER 16	02-663 TEST AID . . . . .	16-1
16.1	INTRODUCTION . . . . .	16-1
16.2	GENERAL DESCRIPTION . . . . .	16-1
16.3	INSTALLATION AND OPERATION PROCEDURE . . . . .	16-3
16.4	POWER SUPPLY . . . . .	16-3
16.5	EXTENDER BOARD OPERATION . . . . .	16-4
16.6	TEST AID OPERATION . . . . .	16-4
16.6.1	Test Aid Multiplexor . . . . .	16-4
16.6.2	Display Board . . . . .	16-4
16.7	TEST AID DISPLAY . . . . .	16-4
CHAPTER 17	HIGH SPEED DATA HANDLING OPTION . . . . .	17-1
17.1	INTRODUCTION . . . . .	17-1
17.2	BLOCK DIAGRAM ANALYSIS . . . . .	17-1
17.3	FUNCTIONAL DESCRIPTION . . . . .	17-4
17.4	CHARACTER ERROR CHECKING CALCULATIONS . . . . .	17-6
17.5	MNEMONICS LIST . . . . .	17-7
CHAPTER 18	8 MB LOCAL BANK CONTROLLER (LBC) (35-806) . . . . .	18-1
18.1	INTRODUCTION . . . . .	18-1
18.1.1	General . . . . .	18-1
18.1.2	Power Requirements . . . . .	18-1
18.1.3	Strapping and Test Point Information . . . . .	18-1
18.1.4	LBC LED Indicator Information . . . . .	18-3



TABLE OF CONTENTS (Continued)

18.2 FUNCTIONAL ANALYSIS . . . . . 18-4

18.2.1 Refresh . . . . . 18-4

18.2.1.1 Burst Standby Mode . . . . . 18-6

18.2.1.2 Cycle Steal Refresh . . . . . 18-7

18.2.2 LBC Operating Modes . . . . . 18-7

18.2.2.1 Store Fullword . . . . . 18-18

18.2.2.2 Store Partial Word . . . . . 18-18

18.2.2.3 Read Fullword (Cache Bypassed) . . . . . 18-20

18.2.3 Cache Option Description . . . . . 18-21

18.2.4 CPU Read Fullword (Cache Enabled) . . . . . 18-22

18.2.4.1 Cache Miss . . . . . 18-22

18.2.4.2 Cache Hit . . . . . 18-24

18.2.5 Read Error Logger (Including ECC Description) . . 18-26

18.2.5.1 ECC Circuit Description . . . . . 18-26

18.2.5.2 Error Logger Description . . . . . 18-31

18.3 MNEMONICS . . . . . 18-34

APPENDIX A HARDWARE DOCUMENTATION GENERAL DESCRIPTION . . A-1

FIGURES

Figure 1-1 System Installation Checklist . . . . . 1-3

Figure 3-1 Basic Rack Structure . . . . . 3-3

Figure 3-2 Basic System Cabinet . . . . . 3-4

Figure 3-3 Chassis Layout (Front) . . . . . 3-5

Figure 3-4 Doors and Latches . . . . . 3-6

Figure 3-5 Blower/Plenum/Power Distribution . . . . . 3-7

Figure 3-6 16-398 Half-Board Adapter . . . . . 3-8

Figure 5-1 System Control Panel (Front View) . . . . . 5-1

Figure 6-1 Front View of a 3230 Chassis . . . . . 6-1

Figure 6-2 Old System (3220) I/O Priority Chain . . . . . 6-4

Figure 6-3 New System (3230) I/O Priority Chain . . . . . 6-4

Figure 6-4 RETACKO Return Path Strapping (System Cabinet, Rear View) . . . . . 6-6

Figure 8-1 Microword Format . . . . . 8-3

Figure 8-2 Instruction Word Formats . . . . . 8-18

Figure 9-1 Simplified Block Diagram of CSAR Sources . . 9-2

Figure 9-2 Flowchart of CSAR Loading and Microinstruction Sequencing . . . . . 9-3

Figure 9-3 CSAR Timing . . . . . 9-4

Figure 9-4 Link Register Timing for Branch and Link . . 9-5

Figure 9-5 Link Register Load Timing . . . . . 9-5

Figure 9-6 FCS Timing . . . . . 9-6

Figure 9-7 WCS Timing . . . . . 9-8

Figure 9-8 Example of a Branch with IVJE and IR . . . . . 9-17

Figure 9-9 Power-Down, Power-Up Timing . . . . . 9-20

Figure 9-10 Initialize Timing . . . . . 9-20

Figure 10-1 Least Significant ALU Stage . . . . . 10-2

Figure 10-2 Register Stack Timing . . . . . 10-4

TABLE OF CONTENTS (Continued)

Figure 10-3	Simplified Block Diagram for Multiply . . . . .	10-7
Figure 10-4	Simplified Block Diagram for Divide . . . . .	10-9
Figure 11-1	Process Segment Table Descriptor (PSTD) . . . . .	11-5
Figure 11-2	Program Address (MAT Enabled) . . . . .	11-5
Figure 11-3	Shared Segment Table Descriptor (SSTD) . . . . .	11-7
Figure 11-4	Hardware Segment Table Entry . . . . .	11-7
Figure 11-5	MAT Cycles to Memory Timing . . . . .	11-10
Figure 12-1	Processor Timing - No Memory Access . . . . .	12-2
Figure 12-2	Processor Timing - Processor-To-Memory Access - No Cache . . . . .	12-3
Figure 12-3	Processor Timing - Processor-To-Memory Access - Cache Hit . . . . .	12-4
Figure 12-4	EDMA Protocol . . . . .	12-8
Figure 12-5	EDMA Protocol Logic Waveforms . . . . .	12-9
Figure 12-6	EDMA to Memory . . . . .	12-11
Figure 12-7	EDMA to Memory - Halfword Read . . . . .	12-13
Figure 12-8	LM to EDMA Answer - Fullword Read . . . . .	12-14
Figure 12-9	RR, RX1, or RI1 Format (Cache Hit on Fullword Boundary) . . . . .	12-22
Figure 12-10	RX2 Format (Cache Hit on Fullword Boundary) . . . . .	12-23
Figure 12-11	RX3 or RI2 Format (Cache Hit on Fullword Boundary) . . . . .	12-24
Figure 12-12	RI1 or RX1 Format . . . . .	12-25
Figure 12-13	RX2 Format (Cache Hit on Halfword Boundary) . . . . .	12-26
Figure 12-14	RX3 or RI2 Format (Cache Hit on Halfword Boundary) . . . . .	12-27
Figure 12-15	RX Squared (RXX) Format (RX1 Followed by RX1) All Memory Data in Cache . . . . .	12-28
Figure 12-16	RX Squared (RXX) Format (RX1 Followed by RX3) All Memory Data in Cache . . . . .	12-29
Figure 12-17	I/O Output Operation (ADRS, DA, CMD) . . . . .	12-31
Figure 12-18	I/O Input Operation (SR, DR, TACK) . . . . .	12-32
Figure 13-1	Refresh Cycle Steal Timing . . . . .	13-4
Figure 13-2	Burst Refresh Timing (128 Cycles) . . . . .	13-5
Figure 13-3	Store Fullword . . . . .	13-9
Figure 13-4	Store Partial Word . . . . .	13-10
Figure 13-5	CPU Read (With Cache Hit) . . . . .	13-10
Figure 13-6	CPU Read (With Cache Miss) . . . . .	13-11
Figure 13-7	Cache Bypass . . . . .	13-12
Figure 13-8	Read Error Logger Status . . . . .	13-13
Figure 13-9	A Timer . . . . .	13-14
Figure 13-10	B Timer . . . . .	13-15
Figure 13-11	Physical Address Fields . . . . .	13-21
Figure 14-1	2.0 Mb STM Component Block Layout . . . . .	14-2
Figure 14-2	Module Selection Switches . . . . .	14-2
Figure 14-3	RAM Chip Array . . . . .	14-8
Figure 14-4	Module Select Circuit . . . . .	14-10
Figure 14-5	Timing Control . . . . .	14-11
Figure 14-6	Address Latches and Decoder . . . . .	14-12
Figure 14-7	Word Access Decode . . . . .	14-14
Figure 14-8	Write Clock Drivers . . . . .	14-14

TABLE OF CONTENTS (Continued)

Figure 14-9	Data Input/Output . . . . .	14-16
Figure 14-10	STM Write Mode Timing Diagram . . . . .	14-17
Figure 14-11	Read Control . . . . .	14-17
Figure 14-12	STM Read Mode Timing Diagram . . . . .	14-18
Figure 14-13	STM Refresh Mode Timing Diagram . . . . .	14-19
Figure 16-1	Test Aid Connections to Processor . . . . .	16-2
Figure 16-2	Display Box . . . . .	16-2
Figure 16-3	Test Aid Multiplexor Board . . . . .	16-3
Figure 17-1	High Speed Data Handling Option Block Diagram . . . . .	17-2
Figure 18-1	Refresh Cycle Steal Timing . . . . .	18-4
Figure 18-2	Burst Refresh Timing (128 Cycles) . . . . .	18-5
Figure 18-3	Store Fullword . . . . .	18-10
Figure 18-4	Store Partial Word . . . . .	18-11
Figure 18-5	CPU Read (With Cache Hit) . . . . .	18-11
Figure 18-6	CPU Read (With Cache Miss) . . . . .	18-12
Figure 18-7	Cache Bypass . . . . .	18-13
Figure 18-8	Read Error Logger Status . . . . .	18-14
Figure 18-9	Read Error Logger . . . . .	18-14
Figure 18-10	A Timer . . . . .	18-15
Figure 18-11	B Timer . . . . .	18-16
Figure 18-12	Physical Address Fields . . . . .	18-22
Figure A-1	Part Number Format . . . . .	A-2
Figure A-2	Half-Board Layout . . . . .	A-8
Figure A-3	16-398 Half-Board Adapter . . . . .	A-9
Figure A-4	Regular Logic Board Layout . . . . .	A-10
Figure A-5	Oversize Logic Board Layout . . . . .	A-11
Figure A-6	Regular and Half-Board Connector Pin Numbering . . . . .	A-12
Figure A-7	Oversize Board Connector Pin Numbering . . . . .	A-13
Figure A-8	High Speed AND Gate . . . . .	A-14
Figure A-9	Clocked Devices . . . . .	A-16
Figure A-10	Functional Schematic Format Drawing . . . . .	A-19

TABLES

TABLE 8-1	INSTRUCTION WORD FIELDS . . . . .	8-2
TABLE 8-2	FIXED-POINT ALU OPERATIONS . . . . .	8-7
TABLE 8-3	SINGLE-PRECISION FLOATING-POINT OPERATIONS . . . . .	8-8
TABLE 8-4	DOUBLE-PRECISION FLOATING-POINT OPERATIONS . . . . .	8-9
TABLE 8-5	DESTINATION REGISTERS . . . . .	8-10
TABLE 8-6	FIRST OPERAND REGISTERS (A BUS DATA) . . . . .	8-11
TABLE 8-7	SHIFTER OPTIONS . . . . .	8-12
TABLE 8-8	SECOND OPERAND REGISTERS . . . . .	8-13
TABLE 8-9	EXTENDED FIELD OPTIONS . . . . .	8-14
TABLE 8-10	YD FUNCTION FIELD OPERATIONS . . . . .	8-17
TABLE 8-11	HARDWARE INTERRUPT VECTORS . . . . .	8-20
TABLE 9-1	CSAR CONTROL LINE FUNCTIONS . . . . .	9-2
TABLE 9-2	CONTROL STORE ADDRESSING . . . . .	9-6
TABLE 9-3	LISTING INFORMATION FOR DROM, PILROMs AND FORMAT ROM . . . . .	9-10
TABLE 9-4	ILLEGAL FAULT CONDITIONS . . . . .	9-11

TABLE OF CONTENTS (Continued)

TABLE 9-5	BRANCH CONDITION GROUPS . . . . .	9-13
TABLE 9-6	INTERRUPT PRIORITIES . . . . .	9-14
TABLE 9-7	EXTERNAL INTERRUPT MASKING . . . . .	9-15
TABLE 9-8	LISTING FOR ROM IC 19-142F44 EXTERNAL INTERRUPT MASK ROM . . . . .	9-16
TABLE 10-1	SHIFT TABLE . . . . .	10-6
TABLE 10-2	MULTIPLY TABLE . . . . .	10-7
TABLE 12-1	RD BIT OPERATIONS . . . . .	12-5
TABLE 13-1	POWER REQUIREMENTS . . . . .	13-1
TABLE 13-2	LBC OPERATING MODES . . . . .	13-8
TABLE 13-3	3230 MEMORY SYSTEM DATA AND ADDRESS BUS ALIGN- MENT FOR SYSTEMS UP TO 4 MB OF MEMORY . . . . .	13-16
TABLE 13-4	CACHE OPERATION CRITERIA . . . . .	13-24
TABLE 13-5	ERROR CORRECTION CODE (ECC) LOGIC TABLE . . . . .	13-25
TABLE 13-6	ECC SYNDROME CODE . . . . .	13-26
TABLE 14-1	FUNCTIONAL VARIATIONS . . . . .	14-1
TABLE 14-2	MEMORY EXPANSION DECODE TABLE USING THE 4 MB 35-771 LBC (UP TO 4.096 MB - 4 MB MODE) . . . . .	14-3
TABLE 14-3	MEMORY EXPANSION DECODE TABLE USING THE 8 MB 35-806 LBC (UP TO 8.192 MB - 8 MB MODE) . . . . .	14-4
TABLE 14-4	MEMORY EXPANSION DECODE TABLE USING THE 8 MB 35-806 LBC (FOR MEMORY CAPACITY EXCEEDING 8.192 MB AND UP TO 16.384 MB) (16 MB MODE) . . . . .	14-5
TABLE 14-5	BUS LINE FUNCTIONS . . . . .	14-6
TABLE 14-6	BLOCK AND ROW DECODE TABLE . . . . .	14-13
TABLE 17-1	DATA BASE TABLES . . . . .	17-3
TABLE 18-1	POWER REQUIREMENTS . . . . .	18-1
TABLE 18-2	LBC OPERATING MODES . . . . .	18-8
TABLE 18-3	3230 MEMORY SYSTEM DATA AND ADDRESS BUS ALIGNMENT . . . . .	18-17
TABLE 18-4	CACHE OPERATION CRITERIA . . . . .	18-25
TABLE 18-5	ERROR CORRECTION CODE (ECC) LOGIC TABLE . . . . .	18-27
TABLE 18-6	ECC SYNDROME CODE . . . . .	18-28
TABLE 18-7	ERROR LOGGER ADDRESSING SCHEME . . . . .	18-33
TABLE A-1	HEXADECIMAL CHARACTERS . . . . .	A-2
TABLE A-2	CHASSIS/BOARD CONFIGURATIONS . . . . .	A-7

DRAWINGS

Functional Schematic Drawing, CPU-A Board . . . . .	35-767R01D08
Functional Schematic Drawing, CPU-B Board . . . . .	35-768D08
Functional Schematic Drawing, CPU-C Board . . . . .	35-769R03D08
Functional Schematic Drawing, CPU-D Board . . . . .	35-770R05D08
Functional Schematic Drawing, Test Display . . . . .	35-612R01D08
Functional Schematic Drawing, STM . . . . .	35-764R04D08
Functional Schematic Drawing, LBC (4 MB) . . . . .	35-771R07D08
Functional Schematic Drawing, LBC (8 MB) . . . . .	35-806R03D08
Functional Schematic Drawing, Test Aid . . . . .	35-734M01D08
Assembly Drawings, System Cabinet . . . . .	01-142R02C03
Functional Schematic Drawing, Communications Hardware Assist Board . . . . .	02-428R05D08
Functional Schematic Drawing, Power Console . . . . .	09-108R02B08

TABLE OF CONTENTS (Continued)

Assembly Drawing, CPU-A Board . . . . . 35-767R01E03  
 Assembly Drawing, CPU-B Board . . . . . 35-768R01E03  
 Assembly Drawing, CPU-C Board . . . . . 35-769R03E03  
 Assembly Drawing, CPU-D Board . . . . . 35-770R03E03  
 Assembly Drawing, Test Display . . . . . 35-612R01C03  
 Assembly Drawing, STM . . . . . 35-764R03E03  
 Assembly Drawing, LBC (4 MB) . . . . . 35-771R07E03  
 Assembly Drawing, LBC (8 MB) . . . . . 35-806R02E03  
 Assembly Drawing, Test Aid . . . . . 35-734M01D03  
 Assembly Drawing, Communications Hardware  
 Assist Board . . . . . 35-622R06D03  
 Assembly Drawing, Power Console . . . . . 09-108R04D03  
 Listing, Microcode . . . . . 05-090R01A13 |  
 Listing, Bootloader . . . . . 03-235R00M91A13  
 Functional Schematic, Backpanel . . . . . 01-142M01R01D08  
 Functional Schematic, Bus Terminal P5U . . . . . 35-772R01D08  
 Assembly Drawing, Bus Terminal P5U . . . . . 35-772R01D03

## PREFACE

This manual provides the technician with information necessary to install, operate, and maintain the Model 3230 Digital System.

Chapter 1 is an installation guide that covers unpacking, staging hardware and cabling, initial power-up checkout, and on-line testing information. Chapter 2 provides unpacking procedures and general configurations for the Perkin-Elmer 3230. Chapter 3 contains descriptions and figures of mechanical components, cooling facilities, and electrical plugs and receptacles required for the Perkin-Elmer 3230. Chapter 4 contains general information for the 34-038 Power Subsystem. Chapter 5 provides installation and operation procedures for the System Control Panel. The remaining chapters include Processor and Memory Board Installation, Block Diagram Analyses, and a Microword Description. Also described are the functions of the CPU-A, CPU-B, CPU-C, CPU-D, LBC, and STM boards. Adjusting and Troubleshooting procedures, Test Aid Data, High Speed Data Handling, Hardware Documentation, Microcode and Bootloader listings are included.

Revision 21 includes revisions 20 and 21 and contains the following changes: |

- revised filter maintenance procedure |
- revised microprogram listing |

## CHAPTER 1 PROCESSOR INSTALLATION GUIDE

### 1.1 STAGING NEW HARDWARE

1. Unpack equipment and inspect for damage.
2. The Basic 3230 Processor is housed in one rack which contains a processor chassis, an I/O expansion chassis, a blower cooling system, an AC power distribution system, and a DC power system. (Battery Backup).
3. Refer to the 34-038 Power Subsystem Installation and Maintenance Manual, Publication Number 47-010, for AC power connection and requirements.
4. Install the processor rack in the space allocated and connect the power cable with the AC distribution panel circuit breaker off.
5. Adjust the permanent leveling legs to the racks to prevent rack rollers from moving the rack. The cabling between the processor and I/O peripherals are interfaced between the cable convenience panel and the applicable I/O device.

### 1.2 MODEL 550 VDU STAGING AND CABLING

1. Carefully check the VDU for mechanical shipping damage.
2. Install the VDU in the space provided.
3. Install the signal cable, 17-272F01, from the VDU to the cable convenience panel.
4. With the power switch in the OFF position, install the power cord into the customer's power receptacle.

### 1.3 INITIAL POWER-UP

1. Prior to initial power-up of the processor, ensure that all printed circuit boards are securely seated and all cables are securely fastened.
2. Turn on the AC distribution panel circuit breaker and power up the processor. Check the voltages for proper settings on all chassis.

#### 1.4 FINAL ON-LINE TESTING

To test the system's on-line capabilities, run the following multimedia diagnostics that apply to the configuration:

06-230R01 Perkin-Elmer 3200 Basic Confidence Test  
06-228R02 Perkin-Elmer 3200 Processor Test Part 1  
06-229R02 Perkin-Elmer 3200 Processor Test Part 2  
06-236R02 Perkin-Elmer 3200 Memory Test  
06-238R00 Perkin-Elmer 3200 Commercial Instruction Test  
06-235R02 Perkin-Elmer 3200 MAT/CACHE Test  
06-243R01 Model 550 VDU Test  
06-127R09 PALS Off-Line Test  
06-159R07 Perkin-Elmer 3200 System Exerciser  
06-133R09 Common Universal Clock Test Program  
06-246R01 Error Logger Test  
06-161R06 Perkin-Elmer 3200 SELCH Test

#### NOTE

Test programs must be at revision level indicated or higher.

Refer to the appropriate maintenance manuals if problems are encountered.

#### 1.5 TEST EQUIPMENT

C.E tool kit  
Extender board  
Oscilloscope  
Extender board ribbon cables (shielded)  
Model 3220 Test Aid  
Perkin-Elmer 3200 backpanel extender



SYSTEM INSTALLATION  
CHECKLIST

Customer \_\_\_\_\_ Date Started \_\_\_\_\_

INITIAL

Staging Hardware and Cabling \_\_\_\_\_

Initial Power-up Checkout \_\_\_\_\_

Final Testing W/MMD \_\_\_\_\_

Customer OS Running \_\_\_\_\_

NOTES:

Date Completed \_\_\_\_\_

Installation C.E. \_\_\_\_\_

Figure 1-1 System Installation Checklist

## CHAPTER 2 INTRODUCTION

### 2.1 GENERAL INFORMATION

The Model 3230 Processor features a highly modular structure that permits configuration to the user's exact processing requirements. The system can be configured for convenient expansion as the user's requirements grow. Circuit descriptions are provided in the appropriate maintenance or instruction manuals.

### 2.2 UNPACKING

The system is shipped with all mounting hardware, cables, plugs, etc., necessary for complete installation.

Read the following procedures before starting an installation:

1. Carefully remove each component from its carton or crate. Observe any special unpacking instructions included with the component.
2. Inspect all components for physical damage. Consult your local Perkin-Elmer office in the event of damage.
3. If any components are shipped from the factory already mounted, ensure that all terminals and connectors are secured properly.

### 2.3 GENERAL CONFIGURATION AND EXPANSIONS

This section provides a general configuration for the Model 3230 System. Cables, memory expansion, power supplies, and mechanical components are discussed in detail in later chapters.

The basic Model 3230 system consists of:

- 1 Model 3230 Processor with 512 kb of MOS Memory
- 1 Loader Storage Unit
- 1 Console
- 1 2-line Communications Multiplexor
- 1 Model 550 VDU
- 1 Universal Clock
- 1 Perkin-Elmer 3200 SELCH
- 1 150 A Power Supply
- 1 Battery Backup
- 1 I/O Chassis

## CHAPTER 3 MECHANICAL CONFIGURATION

### 3.1 MECHANICAL COMPONENTS

Figures 3-1 through 3-4 illustrate the mechanical components of a typical Perkin-Elmer digital system. Dimensions and mounting information are provided for the system cabinet, chassis support rails, side skins, and doors. Figure 3-2 illustrates the basic cabinet.

The front and rear doors are released by depressing the two spring latches at the top. The same door is used for all configurations with appropriate cutouts for magnetic tape configurations. (Refer to Figure 3-4.)

The same side skin is used for all configurations and is removed when bolting two cabinets together. It is released by the two 1/4 turn nylon fasteners. The side skins are lined with a foam sound absorbing material. (Refer to Figure 3-1.) For further details of the Model 3230 system cabinet, refer to 01-142F01 included in this manual.

### 3.2 COOLING

Refer to Figure 3-5 during this description. The cabinet is cooled by a packaged blower located at the bottom of the cabinet using the air available at the bottom of the rack, which is either room ambient or air supplied through a raised floor system. The air is distributed by an internal plenum located along the right side of the cabinet opening (if viewed from the front). The air input to the blower enters directly into the bottom section of the plenum. The plenum contains five removable covers located vertically in the appropriate spaces, as illustrated by Figure 3-5.

The blower must be plugged into the AC panel at the rear of the cabinet. The main circuit breaker on the AC distribution panel must be in the ON position to power up the system. The blower air switch is located on the top of the plenum system and is wired as shown in Figure 3-5. The blower is shut off by the main circuit breaker on the AC distribution panel. The blower supplied (36-036F02) requires 230 V AC, 50/60 Hz.

A removable and washable filter is located in the base of the blower package and is accessible from the front of the cabinet when the cover door is removed.

#### CAUTION

IT IS RECOMMENDED THAT THE SYSTEM BE TURNED OFF BEFORE THE FILTER IS REMOVED FOR MAINTENANCE. DIRT CAN BE BLOWN INTO THE SYSTEM AND DEPOSITED ON THE CIRCUIT BOARDS OR CLOG AIR DISTRIBUTION SCREENS LOCATED INSIDE THE PLENUMS.


Two types of plenum covers are provided: solid and perforated. Solid covers are snapped in place at locations where there are no card files. Perforated covers are used in locations having an operating card file. In the Model 3230, perforated covers are factory installed. No changes are required.

#### 3.3 177.8 mm (7-INCH) BOARDS IN A 381 mm (15-INCH) CHASSIS

One or two 177.8 mm (7-inch) boards (half-boards) may be inserted into a 381 mm (15-inch) chassis via the 16-398 Half-Board Adapter Kit (refer to Figure 3-6). The Half-Board Adapter Kit may hold two active 177.8 mm (7-inch) boards or one active and one blank 177.9 mm (7-inch) board, depending on requirements. No wiring takes place between the boards and the adapters. The adapters are designated such that the connectors on the boards plug directly into the chassis.

BASIC RACK STRUCTURE  
56" FOR MODEL 3230

11-218




NOTE

MATL: CRS.104 THK (STRUCTURE)  
SIDE SKINS CRS .047 THK.  
PAINT: P.E. #464 TEXTURED


Figure 3-1 Basic Rack Structure

1855



(REAR VIEW)

1856



(FRONT VIEW)

Figure 3-2 Basic System Cabinet




Figure 3-3 Chassis Layout (Front)

PARTS TO BE ATTACHED PRIOR TO SHIPMENT




Figure 3-4 Doors and Latches






Figure 3-5 Blower/Plenum/Power Distribution

0110




Figure 3-6 16-398 Half-Board Adapter

## CHAPTER 4 POWER SUBSYSTEM

### 4.1 INTRODUCTION

For complete detailed installation and maintenance information, refer to the 34-038 Power Subsystem Installation and Maintenance Manual, Publication Number 47-010.

The Perkin-Elmer 34-038 Power Subsystem is a modularly designed power conversion system suitable for use in the Perkin-Elmer 3230 System. It supplies 5 volt logic power (P5) and 5 volt memory power (P5U). The unique modular construction of the power subsystem provides a built-in expansion capability and allows immediate field replacement of modules. The power subsystem is designed for Underwriter Laboratory (UL), Canadian Standards Association (CSA), and Verband Deutscher Elektrotechniker (VDE) approval.

The basic units of the power subsystem are built into the system cabinets. Optional modules are available, which allow each cabinet to be configured for its own specific requirements. A master CPU cabinet may need to add only one P5 power module; an I/O cabinet may require two P5 power modules; an MOS memory cabinet may require one or two P5 power modules, a P5U power module, and a battery backup module to protect against memory data loss in the event of AC power outage.

The maximum power subsystem for each system cabinet consists of the following modular and nonmodular units: one AC distribution panel; one front-end module, which provides AC line rectification and filtering; up to two P5 power modules (+5 V at 150 A each) designed for parallel operation capability; one Power Subsystem Controller (PSC); one battery backup module for the memory power module; and one P5U memory supply. The module which supplies P5U is identical to, and interchangeable with the modules which supply P5. The basic subsystem provides only one P5 power module; the second P5 (slave) module, the memory power module, and the battery backup module are optional, depending on configuration.

CHAPTER 5  
SYSTEM CONTROL PANEL

5.1 SYSTEM CONTROL PANEL

This section describes the installation and operation of the System Control Panel.

5.1.1 Introduction

The System Control Panel mounts at the top front of the basic processor cabinet and is fastened in place via two 25.4 mm (1") aluminum lock nuts. (Refer to Figure 5-1.)

As shown in Figure 5-1, the System Control Panel is hooked up to the backpanel via two ribbon cables which are labeled. P3 and P2 are keyed such that they can be installed only one way on the processor backpanel J3 and in the power subsystem controller (PSC) J1.

0903-2




Figure 5-1 System Control Panel (Front View)

### 5.1.2 Key-Operated Security Lock

This is a 3-position (STANDBY/ON/LOCK) key-operated locking switch which controls the primary power to the system. The key lock performs the following functions:

- STANDBY - Processor 5 volts off, 5 volts STANDBY (P5U) on
- ON - The primary power is on.
- LOCK - The primary power is on and the INITIALIZE HALT/EXE and SINGLE switches on the System Control Panel are disabled.

### 5.1.3 INITIALIZE (INIT) Switch (Momentary Switch)

The initialize switch causes the system to be initialized. After the initialize operation, all device controllers on the system multiplexor bus are cleared and certain functions in the processor are reset. This switch is disabled when the key is in the LOCK position.

### 5.1.4 IPL ENABLE/DISABLE Switch

When the IPL ENABLE/DISABLE switch is in the ENABLE position and AC power is restored, if the security lock switch is placed in the ON position from the STANDBY position, or if the INIT switch is depressed, the system is reloaded from the LSU.

### 5.1.5 HALT/RUN Switch

When depressed, this single action switch causes a running system to halt and enter the processor console service state, or it forces a halted system in the processor console service state to enter the run mode.

If the system is in the FAULT mode and is looping in the memory test section of self test, depressing the HALT/RUN switch causes the system to enter the processor console service state and displays the faulting address on the system console. This allows other means to be used for diagnosing the problem.

### 5.1.6 SINGLE Switch

This switch, when placed in the ON position, puts the processor in the single instruction cycle mode and takes a running program to the processor console service mode. When in the single instruction cycle mode, the processor is returned to the processor console service mode after execution of each user instruction. The Location Counter displays the address of the next instruction to be executed. The status portion of the PSW reflects the execution of the previous instruction.

### 5.1.7 Indicators

POWER                    This indicates that system power is on.

WAIT                    The running program can place the processor into the wait state by setting the wait bit of the current Program Status Word (PSW). The WAIT indicator is turned on to inform the operator that the system is in the wait state. The WAIT indicator also turns on when the processor is in the console service mode.

SYSTEM POWER FAIL      This lamp indicates a failure in an expansion cabinet power system.

FAULT                   The FAULT indicator turns on during system initialization and remains on until successful completion of the microcode power-up test. The indicator remains on if the processor self-test fails.

CHAPTER 6  
PROCESSOR AND MEMORY INSTALLATION

6.1 INTRODUCTION

This chapter describes the installation of the 3230 processor and memory. All processor and memory boards occupy slots in the basic 3230 system chassis, as shown in Figure 6-1.

The basic processor and memory consists of:

- 1 CPU-A board, 35-767 in slot 4
- 1 CPU-B board, 35-768 in slot 5
- 1 CPU-C board, 35-769 in slot 6
- 1 CPU-D board, 35-770 in slot 7
- 1 CPU-LBC board, 35-771 in slot 8
- 1 STM (512 kb), 35-764 in slot 9/16
- 1 cable 17-234F08 (50 pin)
- 1 cable 17-234F09 (50 pin, 3 header)

1859




Figure 6-1 Front View of a 3230 Chassis

## 6.2 CPU-A (35-767)

The CPU-A board must always be installed in slot 4. Before installing this board, ensure that the Privileged Illegal ROM and option strapping are correct. The Privileged Illegal ROM (19-188F25) is in location 10J. If the board is equipped with Writable Control Store option (35-767F04), the Privileged Illegal ROM is a 19-188F27.

At location 05M, the COMM option and the HPFPP option must be disabled by strapping A to G and C to G, respectively; the DROMs are enabled by strapping TP2 to TP8 at location 05E.

Ensure that the Test Aid DIP switches in the connector 5 location of the CPU-A board are in the OFF (open) position.

The CPU-A board may now be installed.

## 6.3 CPU-B (35-768)

The CPU-B board must always be installed in slot 5. There is no strapping on the CPU-B board.

## 6.4 CPU-C (35-769)

The CPU-C board must always be installed in slot 6 of the CPU chassis. This board contains the strapping required for allocating segments of memory to shared memory. At the time of manufacture, the board is strapped such that all memory is local. Memory may be allocated as shared memory in 1-megabyte increments. Refer to the functional schematic for the CPU-C board, 35-769D08, Sheet 13, for strapping information.

## 6.5 CPU-D (35-770)

The CPU-D board must be installed in slot 7 of the CPU chassis. No strapping options are contained on this board. Certain straps located on this board are used for factory maintenance purposes. Refer to Chapter 15, Adjustments, for this information.

On the CPU-D board, if the following straps have not been installed, the DMA system hangs up.

LOCATION	STRAP
00A	10 to 72
02A	09 to 73
CONN 6	112-6(TPD) 113-6(TPC)



## 6.6 CPU-LBC (35-771 or 35-806)

The CPU-LBC board is always installed in slot 8. Before installing the LBC, check CONN 5 for the following:

215-5 (TP10) connected to 216-5 (TP9) if LBC drives 4 megabytes of memory or less (35-771 LBC) or if LBC drives 8 megabytes or less (35-806 LBC)

221-5 (TP4) connected to 222-5 (TP3)

217-5 (TP8) connected to 218-5 (TP7)

TPA connected to TPB

No connection between 224-5 (TP1) and 223-5 (TP2)

No connection between 214-5 (TP11) and 213-5 (TP12)

## 6.7 STM

The STMs must be installed in descending slots beginning with slot 16. Slot 16 has the lowest memory address and slot 09 has the highest. The denser STMs must always occupy the lower memory addresses (higher slot number).

The 35-764 F02 (512 kb), F03 (1.0 Mb), and F04 (2.0 Mb) STMs may be mixed in memory configurations up to 8 Mb using the 35-806 LBC only. For configurations over 8 Mb, only the F03 and F04 modules may be used.

When a Shared Bank Controller is installed in slot 09 for shared memory, local memory is restricted to 14 megabytes.

## 6.8 PROCESSOR CABLING

Install the following cables:

CABLE	FROM	TO	TO
17-234F08 (50 pin)	CPU-D CONN 5	CPU-C CONN 5	NA
17-234F09 (50 pin)	CPU-D CONN 4	CPU-C CONN 4	CPU-B CONN 3

## 6.9 RACK0/TACK0 PRIORITY CHAIN

The 3230 I/O System implements a unique RACK0/TACK0 priority daisy chain as compared to previous systems - Models 7/32, 8/32, and 3220. The 3230 RACK0/TACK0 priority chain starts on the first I/O slot, "zero" side, of the CPU chassis and traverses down the "zero" side to the last I/O slot of the last I/O expansion chassis. Then it is returned (RETACK0) to the first I/O slot, "one" side of the CPU chassis and traverses down the "one" side to the last I/O slot of the last I/O expansion chassis where it is terminated. Figures 6-2 and 6-3 represent the old and new I/O priority chain schemes, respectively.

3072




Figure 6-2 Old System (3220) I/O Priority Chain

3073




Figure 6-3 New System (3230) I/O Priority Chain

### 6.9.1 RETACKO Strapping Procedure

The RACKO/TACKO return path (RETACKO) strapping procedure follows. All references should be made to Figure 6-4.

1. Insure that twisted pair wire is used:

yellow = signal RETACKO  
black = ground connection

Pin Identification Format:

X<sub>1</sub>XX = YYZZ  
X<sub>1</sub> = row number (1 or 2)  
XX = pin number  
YY = slot number  
ZZ = connector

2. CPU Chassis:

A. connect: 114-0006 to 122-0101 (yellow)  
connect: 119-0006 to 140-0101 (black) GND

3. I/O Expansion Chassis:

A. connect: 114-0006 to 114-0002 (yellow)  
connect: 119-0006 to 119-0002 (black) GND

B. Remove the following jumper from all the I/O chassis except the last one:

disconnect 114-0006 to 214-0006 (orange)

C. Insure that the last I/O expansion chassis has the following jumper installed:

connect: 114-0006 to 214-0006 (orange)




Figure 6-4 RETACK0 Return Path Strapping  
(System Cabinet, Rear View)

## 6.10 MULTILEVEL EXTERNAL INTERRUPTS

1. The Model 3230 is capable of acknowledging four levels of external interrupts. An attention (ATN) line and a priority chain (RACK0/TACK0) are associated with each interrupt level.
2. The four attention lines (ATN000:030) located on the CPU-A (CPU chassis - slot 4) are wired to the OR-tied attention lines of the device controllers (or external CPU).
3. The four acknowledge lines (ACK000:030) are the source of the priority chain. They are located on the CPU-D board.
4. ATN/ACK levels must not be crossed. That is, ATN000 must be OR-tied to ATN line of those devices in the ACK000 priority chain. Similarly, ATN010 must be in the ACK010 priority chain, etc.
5. If interrupt levels are different between two I/O chassis that are connected with the 35-813 FXX terminators and 17-464 FXX or 17-503 FXX cables, insure that straps E2 to E3 (RACK0/TACK0) and E7 to E8 (ATNO) are removed on the 35-813 terminators.

## CHAPTER 7 BLOCK DIAGRAM ANALYSIS

### 7.1 INTRODUCTION

This chapter provides an overview of the 3230 Processor. Refer to Functional Schematic 01-142D08, Sheet 1, for a block diagram. Each board in the CPU is discussed individually in order to understand how the logic is partitioned within the CPU. This understanding is necessary in order to isolate faults to the board level.

### 7.2 SYSTEM ORGANIZATION

The CPU is organized between three 32-bit buses: the A, B, and S buses. The A bus presents data to the Arithmetic Logic Unit (ALU). The B bus presents data to the ALU, HPFPP, WCS, and Link Register. The S bus transfers the ALU output data to the appropriate destination. The source and destination of the A, B, and S buses and the functions performed by the ALU are controlled by microinstructions contained in the control store.

### 7.3 CPU-A BOARD

The CPU-A board contains the heart of the microprocessor which is used to emulate the instruction set. This board houses all elements of control store for the machine, the control store addressing, both fixed and writable control store, interrupt handling, and power fail/initialize control.

#### 7.3.1 Fixed Control Store (FCS)

Fixed Control Store (FCS) consists of 2 k words, 32 bits each, of Read-Only-Memory (ROM) which is a high-speed, solid-state, nonvolatile memory. Each word in FCS is 32 bits long and represents one microinstruction. Each microinstruction read out of FCS is placed in the 32-bit ROM Data Register (RDR). RDR is the instruction register for the microprocessor and drives the RD bus. Most microinstructions are executed in one machine cycle of 200 nanoseconds. RD bits are decoded to direct the processor through its operations. The meaning of the microinstruction word is explained in Chapter 8.

### 7.3.2 Writable Control Store (WCS)

The optional Writable Control Store (WCS) is a high-speed, static-random access memory consisting of 2 k words of 32 bits each. The WCS can hold user-defined microinstructions. At the microinstruction level, the WCS is loaded/unloaded to or from the B bus as addressed by the contents of the Link Register (LR).

Writable Control Store is supported by user-level instructions. Refer to the 3230 User's Manual, Publication Number 29-721.

### 7.3.3 ROM Data Register (RDR)

The ROM Data Register (RDR) is a 32-bit register which is loaded at the beginning of every machine cycle with microinstructions fetched from control store. The RDR drives the RD bus. This register can also be described as a pipeline register, since it allows for overlapping of ROM access and instruction execution.

### 7.3.4 Control Store Address Register (CSAR)

Locations in control store are addressed by the 12-bit Control Store Address Register (CSAR). Microinstructions are normally located at sequential addresses in the control store. The CSAR is an up-counter which increments by one as each new microinstruction is read into the RDR. The CSAR, therefore, holds the address of the next sequential microinstruction to be executed. When it becomes necessary to jump out of sequence, the CSAR can be loaded with a new address from the RDR register, the Decoder Read-Only-Memories, the Link Register, or the priority interrupt encoder; or it can be cleared by the hardware to zero for an instruction read or system initialization.

### 7.3.5 Link Register (LR)

A branch and link capability is provided in this machine by means of the 12-bit Link Register (LR). The LR is also used as a pointer for reading from or writing to the optional WCS.

When the microprogram specifies Link, the LR is unconditionally loaded with the address of the current microinstruction being executed and is automatically incremented by one prior to the next system clock. When the microprogram executes a Branch/Return, the CSAR is loaded from the LR.

The LR may also be loaded from the B bus in order to nest microsubroutines or when LR is used as a pointer to WCS. (After a read/write WCS, the LR is automatically incremented.)

### 7.3.6 Decoder Read-Only-Memory (DROM) and Privileged Illegal ROM (PILROM)

The DROMs are constructed using three 512x4-bit ROMs which are addressed by the 8-bit op-code field of the Instruction Register. They contain the D1 and D2 vector addresses which are entry points for instruction emulation routines. The microprogram interrogates the D1 address at instruction read time and the D2 vector during instruction emulation. The 12 bits of the resulting readout are jammed into the CSAR, resulting in an automatic transfer to an address which is related to the user's operation code.

The Privileged/Illegal ROM (PILROM) is also addressed by the 8-bit op-code field and is interrogated at D1 time to supply privileged instruction, illegal instruction, and WCS enable information to the CSAR control logic.

### 7.3.7 Priority Interrupt Encoder

The priority interrupt encoder provides high-speed interrupt handling to the microprogram. It monitors 14 interrupt lines, sets their priorities, and when interrogated by the microprogram, provides a vectored branch into the interrupt service table in the microcode.

### 7.3.8 Initialize Logic

System initialization is controlled on the CPU-A board by the initialize logic. This logic interfaces to the power system and, together, they monitor and control the DC power required in the system. Early Power Fail (EPF) and Primary Power Fail (PPF) interrupts are also generated by this logic.

### 7.3.9 Console Support Logic

The console support logic monitors the EXECUTE/HALT switch and the single switch from the System Control Panel and creates console attention interrupts to the microprogram.

### 7.3.10 Test Aid

The CPU-A has a built-in test aid. Sixteen switches in two DIP packages at the front of the CPU-A board provide CSAR match/SYNC, microcode single step, WCS destination match, and external match capabilities for troubleshooting.



## 7.4 CPU-B BOARD

The CPU-B board is the processor's arithmetic board. It contains a 32-bit ALU which is fed by the 32-bit A multiplexor and a 32-bit B multiplexor, a 32-bit shift register, the PSW, a flag register, and the A and B register stacks.

### 7.4.1 Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit (ALU) is 32 bits wide with full look-ahead carry logic. It is fed by the 32-bit A and B multiplexors and its output generates the S bus.

### 7.4.2 A Multiplexor

The 32-bit A multiplexor feeds the ALU from either the A bus or the shift register.

### 7.4.3 B Multiplexor (B Bus Shifter)

The 32-bit B multiplexor feeds the A input to the ALU and is used as the input to the register stacks for divide operations. It also performs all of the ALU shift operations defined in the shifter microcode field.

### 7.4.4 32-Bit Shift Register

This register can be loaded from the S bus, shifted left or shifted right (one place per processor clock), and can be presented to the B bus or to the ALU via the A multiplexor.

### 7.4.5 Flag Register (FLR)

The Flag Register (FLR) is a 4-bit register containing the following flags: Carry (C), Overflow (V), Greater than Zero (G), and Less than Zero (L). These flags are modified at the conclusion of arithmetic and logical microoperations to reflect the result of the operation. The FLR is loaded from bits 28:31 of the S bus when either the FLR or the Program Status Word (PSW) is the specified destination register.

### 7.4.6 Program Status Word (PSW)

The Program Status Word (PSW) is a 24-bit register used to indicate the system status relative to the user program being emulated. Bits 8:27 of the PSW are used as interrupt masks to define the operational status or mode of the user-level processor. Some of the PSW bits have hardware significance, while others are of significance only to the microprogram. Bits 28:31 of the PSW make up the Condition Code (CC) field which reflects the result of the previous user instruction.

The status portion of the PSW is 32 bits long. Only 24 bits, however, are implemented in the hardware of this machine. Bits 0:7 are not used and are forced to zero.

The CC may be updated only from the FLR. When PSW is the specified destination register, bits 8:27 of the S bus are loaded into bits 8:27 of the PSW, and S bus bits 28:31 are captured in the FLR. The CC field remains unchanged until the microprogram causes it to be updated from the FLR when the jam bit is set in the microword. The PSW is unloaded onto the A bus.

#### 7.4.7 A and B Register Stacks

The 32-bit A and B register stacks hold the 4 microregisters, 8 general register sets of 16 registers each, and an alternate register set of 16 registers. These stacks are loaded simultaneously from the S bus (from the B multiplexer in the case of a divide) and always hold identical data. The A and B register stacks can be unloaded by the A and/or B source field of the microword to their respective latch registers.

#### 7.4.8 Register Stack Control

The register stack control provides address and timing for the register stacks.

### 7.5 CPU-C BOARD

The CPU-C board provides an interface between the central processing unit and memory system. All registers associated with memory addressing and memory data are located on this board. This unit also contains the Memory Address Translator (MAT). The MAT provides dynamic address relocation and memory protection.

#### 7.5.1 Location Counter (LOC)

The Location Counter (LOC) is a 24-bit addendum to the PSW which holds the address of the next user instruction to be executed in main memory. The LCC is implemented as an up-counter which increments by two for each halfword of data required to execute an instruction.

#### 7.5.2 Processor Memory Address Logic

The Memory Address Register (MAR) is a 24-bit register which contains the address of main memory to be accessed. The LOC is selected as the address to memory during instruction reads through the Program Address (PA) multiplexor; in all other cases, the PA selects the MAR.

Each time a memory reference is made, including instruction reads, the output of the PA multiplexor is loaded into an auxiliary address register (ZMAR). If a fault is detected in the system, the data in the ZMAR remains unchanged until directed by the microprogram. The first time, after a fault, that MAR is the selected B source, the data contained in the ZMAR is unloaded.

On a processor operation to memory, the 13 most significant bits of the program address are subject to relocation and placed on the LMA bus, while the 11 least significant bits are placed on the bus unchanged.

### 7.5.3 Memory Address Translator (MAT)

Dynamic memory relocation is provided when enabled by bit 21 of the PSW. This is accomplished by adding the relocation field of the selected segmentation register to bits 16:20 of the program address which has bits 8:15 forced to zero. This relocated address is then used to access memory.

The segmentation registers also contain the necessary information to provide memory access protection for the selected segment.

### 7.5.4 Memory Data Register (MDR)

Processor data from/to main memory is contained in the Memory Data Register (MDR). This register is 32 bits wide and is loaded from the S bus before initiating a memory write operation. The data contained in the MDR is gated onto the local memory bus (MDS bus) for writes to local memory.

The data, when it becomes available on a memory read, is loaded into the MDR from the MDS bus or EDMA bus. The microprogram can then access the data by specifying the MDR as the B bus source.

## 7.6 CPU-D BOARD

The CPU-D board is the machine's control board. The system clocks for the processor, as well as I/O, EDMA, and memory control logic, are all contained on this unit. Refer to Chapter 12 for a detailed analysis of the CPU-D and for all information concerning clocks and control logic.

### 7.6.1 Instruction Register (IR)

The Instruction Register (IR) is a 16-bit register divided into three fields: operation code (OP), user destination (YD), and user source (YS). The IR is loaded during an instruction fetch, when the data is available from memory.

### 7.6.2 Input/Output (I/O)

The 16-bit parallel Input/Output (I/O) bus is used to send and receive information to and from device controllers. These operations are achieved by gating S bus data onto the D bus and activating an I/O control line, or by activating a control line and gating D bus data onto the internal B bus.

### 7.6.3 Extended Direct Memory Access (EDMA) Registers

Data paths for Extended Direct Memory Access (EDMA) operations to memory are contained within the CPU-D board. The local memory address on an EDMA operation is loaded into the EDMA Memory Address Register (EMAR) and sent to the LMA bus. Data on write operations from an EDMA device, e.g., a BSELCH, is loaded into the EDMA Memory Data Register (EMDR) and presented to the local memory bus through the MDS multiplexor. For memory read cycles, data goes from memory to the EMDR and then onto the EDMA bus.

## 7.7 LOCAL BANK CONTROLLER (LBC)

This board provides an interface between the processor and the storage module (main memory) in the system (refer to Chapters 13 and 18). The major functions of this module are the generation of the necessary timing for the storage modules, error code generation and checking, cache memory, error logging, and memory refresh control.

Address and data information between the processor and main memory is latched in registers contained on the LBC. Refer to Chapter 13 for detailed descriptions of the timing and control logic on this board.

### 7.7.1 Input Data Register (IDR)

At the start of a memory write operation, the data on the MDS bus (MDS000:310) from the processor is latched in the Input Data Register (IDR). This data is then presented to the error correction logic in order to generate the seven parity bits used for error correction. The data, along with the parity bits, is then gated to the local memory bus (LMBC00:380).

### 7.7.2 Output Data Register (ODR)

For memory read operations, good data (data which has been checked and corrected if necessary) is latched in the Output Data Register (ODR). The ODR is constructed using tri-state devices. These outputs are used to form the bidirectional MDS bus.

### 7.7.3 Good Data Register (GDR)

The Good Data Register (GDR) is used to latch checked/corrected data to be returned to the processor on memory read cycles, or which is to be written into memory. Data is written to memory from the GDR any time a memory read is initiated and an error is detected and corrected, or on a partial word write operation (byte or halfword write) whether or not an error has been detected.

### 7.7.4 Uncorrected Data Register (UDR)

Data read from memory is stored into the Uncorrected Data Register (UDR). This data is used as an input to the error correction/detection logic along with the parity bits contained in the Uncorrected Parity Register (UPR).

If the data is found to be valid, this good data is loaded into the GDR, unmodified. If a single-bit error is detected, the error correction logic generates correct data and loads it into the GDR where it is then transferred to the applicable destination.

### 7.7.5 Cache

Cache memory, implemented on the LBC board, is 1 kb of direct mapped write-through cache. Four high speed, 256x9-bit random access memories are used to construct the cache. This memory is divided into 64 independent 16-byte buffers.

On memory read operations, data is accessed directly from the cache if it is valid. If the data in the cache is not valid, a quadword (16 bytes) read operation is initiated to memory. The fullword of data required by the processor is output on the MDS bus and the entire quadword is stored in the cache; that segment is then marked valid.

On memory writes, the data is stored into the cache if the addressed segment is valid. At the same time, the data is stored into main memory. If the segment is not valid, then cache is not affected, but the write operation takes place in a normal fashion.

### 7.7.6 Error Logger

Each time an error is detected on a read from memory, information concerning the type of error (single-bit or multiple-bit) and the chip location for single-bit errors are stored in a 2 kilobit (4 Mb) or 4 kilobit (8 Mb) random access memory. The data in this memory can be accessed by the processor by issuing a read error logger command.

## CHAPTER 8 MICROWORD DESCRIPTION

### 8.1 INTRODUCTION

The microword consists of groups of data bits that are fetched from control store as a 32-bit microinstruction word. Groups of ROM Data (RD) bits of the microinstruction control various hardware functions of the microprocessor. The specific function of the data bit groups may be altered by the format of the microinstruction, the operation modifiers, or the specific source or destination register. The following is a breakdown of these data bit groups which are called instruction word fields. Refer to Table 8-1 and Figure 8-1 during this description.

### 8.2 MEMORY CONTROL FIELD (MC) - RD BITS 0, 1, 2, AND 3



The Memory Control Field (MC) is primarily used either to read from, or to write into, memory. The memory address selected depends upon the contents of the Location Counter (LOC) (during IR only) or the Memory Address Register (MAR) and the bias added by the MAT. The type of memory operation (read or write) and the amount of data fetched is controlled by the MC. Privileged memory operations disable the relocation and protection of the MAT. Fullword memory operations must be aligned on fullword memory address boundaries. Halfword memory operations must be on halfword or fullword boundaries. Violation of these alignments causes alignment faults. All memory read operations access memory as a fullword. The MC causes the processor hardware to steer and load only the required portion of the data.

#### NOTE

All MC options which cause data to be written to main memory (with the exception of TEL) also cause the ECC bits, corresponding to the fullword receiving the data, to be updated.

TABLE 8-1 INSTRUCTION WORD FIELDS

FIELD	MEANING
A	Selects register to be used as first operand. Data is available on the A bus.
ADDRESS	Specifies branch address data to be loaded into the CSAR.
B	Selects register to be used as second operand. Data is available on the B bus.
COND	Specifies conditions tested for conditional branch.
D	Selects destination register to receive the result. Data is available on the S bus.
DATA	Specifies immediate data as second operand on B bus.
E	Specifies the extended options to be performed.
I	Enables loading of immediate data to the B bus. The data used is controlled by the D field.
J	Causes condition code to be updated, or controls data direction (read or write) when module 3 (WCS) is selected.
L	Causes the link register to be loaded with the address of the current microinstruction plus one.
R	Specifies that a branch to the address contained in the link register is performed if the specified branch conditions are met.
MC	Memory control field specifies type of memory operation.
MOD	Selects active CPU module(s) fixed-point ALU, floating-point processor, or Writable Control Store (WCS).
OP	Specifies the fixed-point or floating-point operation.
RC	Control store addressing and alternate register set control field.
SHIFTER	Specifies B bus shifter function.
T/F	Specifies whether COND must be true or false to branch.
VJ	Enables interrupt vector jam when branch is taken.
YDFF	Specifies extended operations addressed by the YD field of the instruction register and enabled by the E field.



NOTES

- LINK AND RETURN ARE CONDITIONAL BRANCHES.
- WHEN LINK AND RETURN ARE BOTH SPECIFIED,
  - IF BRANCH CONDITIONS MET, CSAR ← (LR)
  - LR ← OLD (CSAR) + 1
- VJ EFFECTIVE ONLY IF RD BRANCH TEST CONDITIONS ARE MET AND AN INTERRUPT (MACHINE OR I/O) IS QUEUED. IF BRANCH CONDITIONS ARE MET AND NO INTERRUPTS ARE QUEUED, THE BRANCH IS TO THE SPECIFIED ADDRESS. IF THE BRANCH CONDITIONS ARE NOT MET, THE NEXT INSTRUCTION IS EXECUTED.
- LR IS UPDATED WHENEVER LINK IS SPECIFIED.
- WHEN BRANCH AND IR ARE SPECIFIED, IR IS STARTED WHEN THE BRANCH IS NOT TAKEN.

Figure 8-1 Microword Format



## NOTE

The E field, in formats other than register-to-register immediate data, identifies additional operations to be performed or options to the primary operation.

The MC field, in all formats, controls main memory accesses.

### MC Value

- 0000 - NOP      No memory operation is attempted.
- 0001 - DW1      Nonprivileged byte data write. Byte of data contained in the Memory Data Register (MDR) is written to the byte memory address specified by the MAR. Bits 16:31 of the MDR are gated to the memory bus. The data to be written must be in the appropriate byte position of the least significant halfword of MDR.
- 0010 - PW2      Privileged halfword data write. Halfword of data contained in MDR bits 16:31 is written to the halfword specified by the MAR.
- 0011 - DW2      The same operation as PW2, except that the MAR address may be relocated and/or protected by the MAT.
- 0100 - TEL      Test error logger operation causes a byte write operation to the address specified by MAR. Bits 24:31 of MDR are written into memory. The byte write is privileged and the error correction logic is disabled; thus, if the byte written is different from the previous contents, the Error Correction Code (ECC) in memory is incorrect. No error is logged in the error logger.
- 0101 - ENACLK    No memory operation is implied. Destination clocks for all machine registers (except YDI, flags, and CSAR) are disabled whenever a fullword or halfword boundary error, ECC error, or MAT violation occurs. To allow loading machine registers following such a condition, the ENACLK option must be specified.
- 0110 - PW4      Privileged fullword memory write. The data contained in MDR 0:31 is written to the address specified by MAR.
- 0111 - DW4      Nonprivileged fullword memory write. The relocation and protection of the MAT is enabled.

- 1000 - UNDEF      The MC and the hardware are undefined.
- 1001 - RAS        The halfword addressed by MAR is read into MDR, bits 16:31. Bit 16 of the data is set, and the halfword is written back to memory. The MAT is not disabled. The data in MDR, bits 16:31, reflects the previous state of the data in memory. Bits 0:15 of the MDR are undefined.
- 1010 - PR2        Privileged halfword read from memory. The MAT is disabled. A halfword of data selected by the address in MAR is loaded into MDR 16:31. Bits 0:15 of the MDR are undefined. The address is in the MAR.
- 1011 - DR2        Nonprivileged halfword read from memory. The MAT is enabled. Data is loaded into MDR in the same manner as PR2. The address is in the MAR.
- 1100 - REL        Read error logger is treated as a PR2. The error logger, at the address corresponding to the contents of MAR, is interrogated. Error logger data replaces the contents of MDR bits 16:31. Bits 0:15 of the MDR are undefined.
- 1101 - IR         Instruction read from memory. This operation causes a fullword read from memory. The data from the read is loaded into the instruction register and the MDR. The address is specified by the location counter. If CNTR contains a nonzero value, the IR is deferred until the CNTR equals zero.
- 1110 - PR4        Privileged fullword memory read operations. MDR bits 0:31 are loaded with the data read from the fullword address contained in the MAR. The MAT is disabled during the memory cycle.
- 1111 - DR4        Nonprivileged fullword memory read operation. Similar to PR4, except that the MAT is enabled.

### 8.3 ROM CONTROL FIELD (RC) - RD BITS 4 AND 5

- 00 - NOP            Normal operation microinstructions are fetched in sequential order. The CSAR is incremented by one, unless IR is specified in the MC field.
- 01 - ARS            Sequential order of microinstruction fetch is unaffected. The alternate register set is selected for use with a general register. The user-level machine has no access to this set of registers.
- 10 - D2             Jam the address which is contained in Decoder ROM 2 (DROM2) into the CSAR. The address specified by DROM2 is controlled by the contents of the instruction register.
- 11 - BRANCH        Allows the CSAR to be jammed by RD bits 10:27 if conditions are met.

### 8.4 MODULE SELECT FIELD (MOD) - RD BITS 6 AND 7

- 00 - ALU            The microinstruction operation uses the fixed-point ALU and the fixed-point operation codes (RD bits 9, 10, and 11).
- 01 - SPFP           The microinstruction operation uses the High Performance Floating-Point Processor (HPFPP) for single-precision operations. Single-precision registers are used. The fixed-point ALU is conditioned to load the B bus to the S bus. The type of single-precision operation is defined by RD bits 9, 10, and 11.
- 10 - DPFP           The microinstruction operation uses the HPFPP for double-precision operations. Double-precision registers alone are affected by the operation. The fixed-point ALU is conditioned to load the B bus to the S bus. The type of double-precision operation is defined by bits 9, 10, and 11.
- 11 - WCS            The Writable Control Store (WCS) module is selected as a source or destination for data on the B bus. The fixed-point ALU is allowed to operate using the WCS data as B bus source data. RD bit 8 defines whether data is to be written or read from WCS.

### 8.5 JAM CONTROL - RD BIT 8

RD bit 8 is used to jam the flag register into the condition code portion of the PSW.

### 8.6 OPERATION INSTRUCTION WORD FIELD - RD BITS 9, 10, AND 11

Refer to Table 8-2 for fixed-point operations. These operations are also valid when the WCS module is selected. Tables 8-3 and 8-4 list the single-precision and double-precision floating-point operations, respectively.

TABLE 8-2 FIXED-POINT ALU OPERATIONS

RD BITS			MNEMONIC	MEANING
9	10	11		
0	0	0	A	Add the A bus and B bus shifter output data.
0	0	1	S	Subtract the A bus and B bus shifter output data.
0	1	0	N	AND the A bus and B bus shifter output data.
0	1	1	OR	OR the A bus and B bus shifter output data.
1	0	0	XOR	Exclusive-OR the A bus and B bus shifter output data.
1	0	1	UNDEF	Undefined operation
1	1	0	LDB	Load B bus shifter output data to S bus.
1	1	1	LDA	Load A bus data to the S bus.

TABLE 8-3 SINGLE-PRECISION FLOATING-POINT OPERATIONS

RD BITS			MNEMONIC	MEANING
9	10	11		
0	0	0	RCC	Read condition code - place contents of HPFPP flag register on B bus.
0	0	1	RRE	Read register single-precision and place contents on B bus.
0	1	0	LE	Load single-precision data from B bus to HPFPP.
0	1	1	CER	Compare single-precision data register-to-register.
1	0	0	AER	Add single-precision data register-to-register.
1	0	1	SER	Subtract single-precision data register-to-register.
1	1	0	MER	Multiply single-precision data register-to-register.
1	1	1	DER	Divide single-precision data register-to-register.

TABLE 8-4 DOUBLE-PRECISION FLOATING-POINT OPERATIONS

RD BITS			MNEMONIC	MEANING
9	10	11		
0	0	0	LW	Load word - load most significant 32-bit portion of 64-bit double-precision floating-point number.
0	0	1	RRD	Read register double-precision and place contents on B bus.
0	1	0	LD	Load least significant 32-bit portion of 64-bit double-precision floating-point number.
0	1	1	CDR	Compare double-precision register-to-register.
1	0	0	ADR	Add double-precision register-to-register.
1	0	1	SDR	Subtract double-precision register-to-register.
1	1	0	MDR	Multiply double-precision register-to-register.
1	1	1	DDR	Divide double-precision register-to-register.

8.7 DESTINATION INSTRUCTION WORD FIELD - RD BITS 12, 13, 14, AND 15

Result data on the S bus is loaded into the specified destination. (Refer to Table 8-5.)

TABLE 8-5 DESTINATION REGISTERS

RD BITS				MNEMONIC	MEANING
12	13	14	15		
0	0	0	0	MRO	Microregister 0
0	0	0	1	MR1	Microregister 1
0	0	1	0	MR2	Microregister 2
0	0	1	1	MR3	Microregister 3
0	1	0	0	LOC	Location counter
0	1	0	1	MDR	Memory data register
0	1	1	0	MAR	Memory address register
0	1	1	1	PSW	Program status word
1	0	0	0	YD or ARSYD	General register specified by YD field of IR
1	0	0	1	YS or ARSYS	General register specified by YS field of IR
1	0	1	0	YDI	YD field of IR
1	0	1	1	CNTR	Counter
1	1	0	0	NULL	No destination. Used when the HPPFP or WCS is the implied destination.
1	1	0	1	IO	Used for output I/O instructions
1	1	1	0	SR	Shift register
1	1	1	1	FLR	Flag register

## 8.8 IMMEDIATE DATA CONTROL BIT - RD BIT 16

Microinstructions other than Branch may use the immediate data control bit. When this bit is active, RD bits 24:31 provide the least significant eight bits into the B bus shifter. The remainder of the B source is null.

When the PSW is the destination, bits 28:31 of the S bus are captured in the Flag Register (FLR). The PSW condition code field is updated from the FLR only when the JAM option is specified in the microinstruction word.

When the destination is YD or YS, the general or scratchpad register whose number is in the YD or YS field of IR receives the S bus data. The current set is selected by bits 24:27 of the PSW. When module 1 or 2 is selected (by RD bits 6 and 7), the floating-point register specified by the YD field of IR receives the resultant floating-point data.

By specifying YDI as the destination, the YD field of IR is loaded from S bus bits 28:31. Microflags resulting from the operation are still valid in this case. YDI is also the destination for CYD&SWA, YDP1, and YDM1 E field options.

## 8.9 A SOURCE INSTRUCTION WORD FIELD - RD BITS 17, 18, AND 19

Refer to Table 8-6 for first operand registers. Data from the A source appears on the A bus input to the fixed-point ALU only.

TABLE 8-6 FIRST OPERAND REGISTERS (A BUS DATA)

RD BITS			MNEMONIC	MEANING
17	18	19		
0	0	0	MRO	Microregister 0
0	0	1	MR1	Microregister 1
0	1	0	MR2	Microregister 2
0	1	1	MR3	Microregister 3
1	0	0	YD or ARSYD	Register specified by YD field of IR
1	0	1	YS or ARSYS	Register specified by YS field of IR
1	1	0	SR	Shift register
1	1	1	PSW	Program status word



When module 0 or 3 is selected, use of YD or YS as a source causes the general or scratchpad register whose number is in the YD or YS field of IR to be presented to the A ALU input.

When module 1 or 2 is selected, the specified floating-point register is presented as the HPFPP first operand input.

#### 8.10 SHIFTER INSTRUCTION WORD FIELD - RD BITS 20, 21, 22, AND 23

Refer to Table 8-7 for shifter options. The shifter alters B bus data according to the selected option. The modified data is supplied to the fixed-point ALU as second operand data.

TABLE 8-7 SHIFTER OPTIONS

RD BITS				MNEMONIC	ACTION
20	21	22	23		
0	0	0	0	-	No action - pass data unmodified.
0	0	0	1	NULLB	Force data to zero.
0	0	1	0	SLHL	Shift left halfword logical (bits 16:31) by one.
0	0	1	1	SLHA	Shift left halfword arithmetic (bits 16:31) by one.
0	1	0	0	EXB	Exchange bytes (least significant 16 bits).
0	1	0	1	EXT	Extend sign - MDR must be source.
0	1	1	0	SRHL	Shift right halfword logical (bits 16:31) by one.
0	1	1	1	SRHA	Shift right halfword arithmetic (bits 16:31) by one.
1	0	0	0	LHL	Load halfword logical.
1	0	0	1	RLL	Rotate left logical by one.
1	0	1	0	SLL	Shift left logical by one.
1	0	1	1	SLA	Shift left arithmetic by one.
1	1	0	0	EXH	Exchange halfwords.
1	1	0	1	RRL	Rotate right logical by one.
1	1	1	0	SRL	Shift right logical by one.
1	1	1	1	SRA	Shift right arithmetic by one.

8.11 B SOURCE INSTRUCTION WORD FIELD - RD BITS 24, 25, 26, AND 27

Refer to Table 8-8 for second operand register options. Second operand register data is propagated onto the B bus. The data is then passed through the shifter to the ALU.

8.12 E INSTRUCTION WORD FIELD - RD BITS 28, 29, 30, AND 31

Refer to Table 8-9 for the extended field options. The extended field provides the ability to extend the function of any microinstruction without requiring the use of a second microinstruction.

TABLE 8-8 SECCND OPERAND REGISTERS

RD BITS				MNEMONIC	MEANING
24	25	26	27		
0	0	0	0	MRO	Microregister 0
0	0	0	1	MR1	Microregister 1
0	0	1	0	MR2	Microregister 2
0	0	1	1	MR3	Microregister 3
0	1	0	0	LOC	Location counter
0	1	0	1	MDR	Memory data register
0	1	1	0	MAR	Memory address register
0	1	1	1	CBUS	Data bus from modules 1, 2, and 3
1	0	0	0	YD or ARSYD	Register specified by YD field of IR
1	0	0	1	YS or ARSYS	Register specified by YS field of IR
1	0	1	0	YDI	YD field of IR
1	0	1	1	YSI	YS field of IR
1	1	0	0	IO	Used for input I/O instructions
1	1	0	1	SR	Shift register
1	1	1	0	LR	Link register
1	1	1	1	LENGTH	Length in halfwords of last instruction fetched

TABLE 8-9 EXTENDED FIELD OPTIONS

NOTE

I/O is neither a source nor a destination.

RD BITS				MNEMONIC	MEANING
28	29	30	31		
0	0	0	0	-	No action
0	0	0	1	CYD&SWA	Clear YD field of IR and set wait indicator.
0	0	1	0	YDP1	Increment YD field of IR by one.
0	0	1	1	YDM1	Decrement YD field of IR by one.
0	1	0	0	I4	Increment the MAR by 4.
0	1	0	1	JAMCI	Jam carry in ALU (arithmetic mode only)
0	1	1	0	MPY	Multiply
0	1	1	1	DIV	Divide
1	0	0	0	COMM	Data on S bus is gated onto the I/O bus and accepted by the communication assist unit.
1	0	0	1	YDFE	YD function field
1	0	1	0	UNNLD	Unnormalized floating-point load - defeats HPFPP normalizing logic.
1	0	1	1	RCATN	Reset console attention and CPU fail indicator.
1	1	0	0	DWSHFT	Doubleword shift
1	1	0	1	RFAULT	Reset MAT, MPE, and ALIGN errors.
1	1	1	0	LLINK	Load link register from B bus bits 20:31.
1	1	1	1	LYSI	Load YS field of IR from S bus bits 28:31.
0	1	0	0	ADRS	I/O must be destination. ADRS selects device on the I/O bus.

TABLE 8-9 EXTENDED FIELD OPTIONS (Continued)

RD BITS				MNEMONIC	MEANING
28	29	30	31		
0	0	1	0	OC	I/O must be destination. Data on the I/O bus is command for selected device.
0	0	0	1	WD	I/O must be destination. Data on the I/O bus is character information for selected device.
0	1	0	0	ACK	I/O must be source. Interrupting device address is received.
0	0	1	0	SS	I/O must be source. The status data of a selected device is received.
0	0	0	1	RD	I/O must be source. Data is received from the selected device.

If the ARS bit is set in the RC field, all sources or destinations specifying YD or YS for module 0 or 3 operations access the alternate register set. This bit is set by the microcode assembler whenever ARSYD or ARSYS is specified in the microinstruction.

Specifying MDR as a source immediately following a memory read operation causes the processor to stop until memory data becomes available. After a fullword memory read, all 32 bits of MDR are loaded.

#### NOTES

EXT may be specified only if the B source is MDR.

If MDR is either the B source or the destination, EXB performs as follows:

- If MAR contains an even number, EXB occurs; otherwise, no EXB occurs.
- If MDR is specified as the destination register and MAR contains an even number, only MDR 17:23 is modified. If MAR contains an odd number, only MDR 24:31 is modified.

## NOTES

Unless otherwise stated, extended field options shown in Table 8-9 may not be used when I/O is specified as either a source or a destination.

The POW command causes the system clear sense line to go inactive, thereby causing the signal SCLR0 to become active from the PSC. The entire system is consequently initialized.

The JAMCI option forces a carry-in of one to the least significant bit of the ALU. If the microinstruction is an add, the result on the S bus is one greater than the expected sum. If the microinstruction is a subtract, the result on the S bus is one less than the expected difference. If the microinstruction is neither add nor subtract, JAMCI has no effect.

The DWSHFT option causes SR to participate as the least significant 32 bits of the doubleword being shifted according to the B bus shifter option. The most significant 32 bits are supplied by the specified second operand register. The doubleword shifted result replaces the contents of the specified destination register (most significant 32 bits) and the shift register (least significant 32 bits).

- When YSI is specified as the B source and LYSI is specified as the E field modifier, the YS field of the instruction register increments by one, regardless of any other microword directive.
- Any fullword memory operation specified in the MC field (i.e., PR4, DR4, PW4, DW4), when specified with YDP1 or YDM1 as E field modifiers, causes an automatic I4 (causing the MAR to increment by X'4').

### 8.13 YD FUNCTION FIELD (YDFF)

The YD Function Field (YDFF) is an extension of E field operations. The YDFF functions are selected by the value in the YD field of the instruction register and are enabled by code X'9' - YDFF in the E field. Refer to Table 8-10 for YDFF operations.

TABLE 8-10 YD FUNCTION FIELD OPERATIONS

YDI				MNEMONIC	FUNCTION
08	09	10	11		
0	0	0	0	LPSTD	Load Process Segment Table Descriptor
0	0	0	1	LSSTD	Load Shared Segment Table Descriptor
0	0	1	0	RMVF	Reset Memory Voltage Failure Interrupt
0	0	1	1	POW	Power Down, Initialize
0	1	0	0	REPF	Reset Early Power Fail Interrupt
0	1	0	1	RSMFP	Reset Shared Memory Early Power Fail Interrupt
0	1	1	0	SETSNGL	Set the Single-Step User Instruction Interrupt
0	1	1	1	RESERVED	
1	0	0	0	RESERVED	
1	0	0	1	RESERVED	
1	0	1	0	RESERVED	
1	0	1	1	RESERVED	
1	1	0	0	RESERVED	
1	1	0	1	RESERVED	
1	1	1	0	RESERVED	
1	1	1	1	RESERVED	

## 8.14 DATA FORMATS


All internal data paths, except those to input/output control, are 32 bits wide. The basic machine operand is consequently a 32-bit fullword. Positive fixed-point data is expressed in true binary form with a sign bit of zero. Negative fixed-point data is expressed in two's complement notation with a sign bit of one. Floating-point data is expressed as a signed magnitude fraction with a biased exponent. The quantity expressed is the product of the fraction and 16 raised to the power of the exponent. Each single-precision floating-point number requires a 32-bit fullword; 8 bits are used for the fraction sign and exponent, and 24 bits are used for the fraction. Each double-precision floating-point number requires a 64-bit doubleword; 8 bits are used for the fraction sign and exponent, and 56 bits are used for the fraction.

Binary information is represented in hexadecimal notation (base 16) for simplicity.


## 8.15 INSTRUCTION FORMATS

Microinstructions can be in any one of three formats designated Branch, Register-to-Register, and Register-to-Register Immediate. The instruction formats are shown in Figure 8-2.

### BRANCH



### REGISTER-TO-REGISTER



### REGISTER-TO-REGISTER IMMEDIATE




Figure 8-2 Instruction Word Formats

When the branch format is not specified by bits 4 and 5 of the microinstruction word being set, bits 6 and 7 select the processor module that performs the microinstruction. Module 0 is the internal fixed-point ALU. Module numbers 1 and 2 are directed to the optional High Performance Floating-Point Processor. Module number 1 identifies a single-precision operation, and module number 2 identifies a double-precision operation. Module 3 is the optional WCS. When module 3 is selected, module 0 also participates in the operation; thus, data contained in WCS can participate directly in a logical or arithmetic operation. The unshifted B operand for such an operation can be stored in a WCS location.

#### 8.15.1 Branch

The specified condition(s) are matched against the corresponding machine state. If a match exists, the condition is true; if there are no matches, the condition is false.

The T bit in the branch formats specifies whether the true or false state of the conditions specified by the COND field is to be used. For example, if the condition is true and the T bit is one, or if the condition is false and the T bit is zero, a branch is executed by loading CSAR with the effective branch address.

If the L bit is set in the branch formats, the contents of CSAR are copied to the Link Register (LR), and the LR is incremented by one. If the branch conditions are met, the branch address is copied to CSAR. This is a Branch-and-Link operation.

If the R bit is set, the L bit reset, and branch conditions are met, the contents of LR are gated to CSAR, effecting a return from a prior Branch-and-Link operation.

If the L and R bits are both set and the branch conditions are met, a branch to the address specified by the contents of LR occurs, and LR is loaded with the address of the instruction following the branch instruction. This is a Branch-and-Link-Register operation, which may be useful for table-driven WCS routines.

The VJ bit enables direct-vectorized hardware interrupts when set in the branch format. If the branch conditions are not met, no branch is taken, and VJ has no effect. If the branch conditions are met and VJ is set, one of eight distinct hardware interrupt vectors can become the branch address if a machine or I/O interrupt is queued. If no interrupt is queued, VJ has no effect, nor has it any effect on the loading of LR when the L bit is set. Refer to Table 8-11 for a description of the possible interrupt vectors. Interrupts have a priority reflected in the order of the vector addresses; the interrupt with the lowest vector address takes precedence over any other queued interrupt. The floating-point fault interrupt vector can be branched to only when a floating-point fault has occurred and the microword specifies an Instruction Read (IR) and a floating-point Read Condition Code (RCC).



TABLE 8-11 HARDWARE INTERRUPT VECTORS

VECTOR ADDRESS	INTERRUPT CAUSE
07	MAC or MPE error during instruction fetch, or illegal instruction detected
08	Alignment fault - halfword or fullword
09	MAT or MPE (noncorrectable memory error)
0A	Console attention, SNGL (single instruction cycle) or PPF
0B	EPF (Early Power Fail) or SEPF (Shared Memory Early Power Fail)
0C	I/O interrupt, ATN0
0D	I/O interrupt, ATN1
0E	I/O interrupt, ATN2
0F	I/O interrupt, ATN3
18	Floating-Point Processor Arithmetic Fault

### 8.15.2 Register-to-Register

These instructions combine a first operand register and a second operand register. The result is copied to one or two destination registers.

The OP field specifies the fixed-point or floating-point operation to be performed. The MOD field, in formats other than branch, acts as an extension to the OP field by causing the fixed-point ALU, optional HPFPP, or fixed-point ALU and optional WCS to be selected.

The J field (JAM) causes the PSW condition code field to be updated from the FLR. This bit has a special meaning when module 3 is specified.

The D field selects the S bus destination register; the A field selects the A input to the ALU; and the B field selects the B bus source.

The RC field (ARS) causes the scratchpad registers to be selected when YD or YS is the source or destination for modules 0 or 3.

The SHIFTER field selects the function to be performed by the B bus shifter.

### 8.15.3 Register-to-Register Immediate

These instructions are similar to the register-to-register format except that the second operand is taken from the least significant 8 bits of the microinstruction, known as the immediate DATA field. These 8 bits become the least significant 8 bits on the B bus. The remaining 24 bits are forced reset.

## CHAPTER 9 CPU-A BOARD

### 9.1 INTRODUCTION

The main function of the CPU-A board is the control of the micromachine. Both Fixed Control Store (FCS) and the optional Writable Control Store (WCS), when equipped, are present on this board. In addition, the branch logic, interrupt support, and initialize control are contained on this board. Functional Schematic 35-767D08 should be referenced during this chapter.

### 9.2 CONTROL STORE

#### 9.2.1 Control Store Address Register (CSAR)

The CSAR provides all of control store with the address of the next microinstruction to be fetched. The CSAR, a 12-bit up counter, is normally in the increment mode, addressing sequential microinstructions. When the microprogram specifies a D2, branch, calculate address (D1), or instruction read, the CSAR is loaded from its strobed 4-to-1 multiplexors (Sheet 2). The signals VSELA0, VSELB0, GDIR1A, and LDCSAR0 control the loading of the CSAR and steering for its multiplexors. Refer to Table 9-1 for the CSAR control line functions. The CSAR can be loaded from one of the four multiplexed inputs (two of which have steering of their own), or the outputs of the multiplexors can be disabled in order to load zeros on an instruction read. Refer to Figure 9-1 for a simplified block diagram of CSAR load sources. Figure 9-2 shows a flowchart which depicts the conditional loading of the CSAR. The CSAR can also be cleared to zero by System Clear (SCLR0D) for initialization or by FESCAPO, the resulting signal of a manual WCS escape operation.

The CSAR is loaded or incremented by the rising edge of RCLK1. When LDCSAR0 (3E4) is active, the CSAR is loaded on the rising edge of RCLK1; in all other cases it is incremented on this edge. Refer to Figure 9-3 for CSAR timing information.

TABLE 9-1 CSAR CONTROL LINE FUNCTIONS

CONTROL LINE				CSAR OPERATION
LDCSAR0	GDIR1A	VSELB0	VSELA0	
0	0	0	0	LOAD FROM LINK REGISTER
0	0	0	1	LOAD FROM RD 16-27
0	0	1	0	LOAD INTERRUPT VECTOR
0	0	1	1	LOAD DECODER ROM VECTOR
0	1	X	X	LOAD ZERO (INSTRUCTION READ)
1	X	X	X	INCREMENT CSAR




Figure 9-1 Simplified Block Diagram of CSAR Sources

1006-1




Figure 9-2 Flowchart of CSAR Loading and Microinstruction Sequencing




Figure 9-3 CSAR Timing

### 9.2.2 Link Register (LR)

The 12-bit Link Register (LR) (Sheet 3) provides the microprogram with a branch and link capability. In addition, it provides a means of branching to a calculated microprogram address and provides addressing for reading from or writing to the optional Writable Control Store (WCS). In a branch and link microinstruction, the LR is unconditionally loaded with the contents of the CSAR. The LR, a 12-bit up counter, is then allowed to increment by one, pointing to the microlocation immediately following the branch and link microinstruction. Timing for a branch and link microinstruction is illustrated in Figure 9-4. When a link is specified in the microprogram, gate 09E11 (3F5) goes high (a function of RD decoding), enabling gate 09D08 (3H7) to generate Link Register Clock (LRCLK0). LRCLK0 goes active twice during a link instruction. The first active condition performs a load from the CSAR, and the second active state increments the loaded quantity by one. LRCLK0 is generated by the following term:

$$LRCLK0 = 09E111 \bullet [(RCLK0A \bullet SCLK0A) + (RCLK1 \bullet SCLK1)].$$

The low active load input to the LR, 09E080 (3H5), goes active during a register-to-register microinstruction specifying load link from the B bus via 09E09 (3H5) or a branch instruction specifying link 09E10 (3H5). Refer to Figure 9-5 for load timing. LDLR1 10D06 (3H4) active selects the CPU-B bus on the LR's input multiplexors and also generates LRCLK0 via 09D10 at RCLK1 time. The LR can be unloaded to the B bus via the multiplexors on Sheet 12. Refer to Section 9.2.4 for the LR's operation with WCS.




Figure 9-4 Link Register Timing for Branch and Link




Figure 9-5 Link Register Load Timing

### 9.2.3 Fixed Control Store (FCS)

The Fixed Control Store (FCS) holds the processor emulator in high-speed ROM. FCS is organized as 2,048 words of 32 bits. Each 32-bit word represents one microinstruction. FCS is comprised of eight 1k x 8-bit ROMs and is divided into two pages, Page 0 and Page 1, both of which are addressed by the CSAR. These pages are selected by the two most significant bits of CSAR (CSAR201 and CSAR211) utilizing the RCM's low and high active Chip Enable (CE) inputs for chip select address decoding (Sheet 4 of schematics). Refer to Table 9-2 for control store addressing.

FCS is addressed by the CSAR which is settled no later than 13 ns after the rising edge of RCLK1. The FCS ROM should be settled a maximum of 70 ns after CSAR addresses are settled. FCS is input to the ROM Data Register (RDR), which is clocked by the falling edge of RCLK1 and requires an 8 ns set-up.

Figure 9-6 shows FCS timing. FCS is disabled during a WCS read or write operation by the signal WCSSEL0 (10K5). Refer to Section 9.2.4 for further information.

TABLE 9-2 CONTROL STORE ADDRESSING

CSAR 201	CSAR 211	CONTROL STORE ADDRESSES (HEX)	CONTROL STORE ENABLED
0	0	000 TO 3FF	PAGE 0 FCS
0	1	400 TO 7FF	PAGE 1 FCS
1	0	800 TO BFF	PAGE 0 WCS
1	1	C00 TO FFF	PAGE 1 WCS

1672




Figure 9-6 FCS Timing



#### 9.2.4 Writable Control Store (WCS)

The WCS option, when equipped, provides the means for entering and executing user defined microinstructions. The WCS option is configured as 2,048 words by 32 bits held in volatile high-speed Random Access Memory (RAM), and operates as an extension of control store. The WCS option is composed of 64 1k x 1-bit RAMs (Sheets 5, 6, 7, and 8). Addresses to the WCS are multiplexed. In the execution mode, addressing is provided by the CSAR (WCSSELOA=1) and microinstructions may be fetched from WCS when selected (refer to Table 9-2 for control store addressing). In the read or write WCS modes, WCSSELOA (10K5) active, addressing is provided by the LR. Data is transferred to or from the B bus. The LR must be preloaded with the starting WCS address before a WCS transfer begins; it is automatically incremented upon completion of that transfer by the "WCS INC." term of IC 09D (3G7). A read or write WCS begins with WCS1 (10E4) going active. Refer to Figure 9-7 for WCS timing. WCS1 active and IC 10B06 high causes the WCS select flip-flop (IC 10B09,10) to set.

WCSSELO disables the FCS (Sheet 4) and WCSSEL1 (IC 10B09); enables the chip select steering to be a function of the LR; enables the WCS read clock (CKWCSRO) for read operations (RD080 inactive); and steers the WCS address multiplexors (Sheets 5 and 7) to select the LR inputs. A read or write WCS operation requires two CPU clocks. This is accomplished by activating option stop (OPSTOPO-10F3). OPSTOPO generates an RSTOPO on the CPU-D board, which prevents the generation of RCLK1. The input to the WCS skip clock flip-flop, IC 10B02, goes high at the beginning of a WCS read/write operation. The next rising edge of BCLK0 causes the output of the skip clock flip-flop, IC 10B06, to go low, forcing OPSTOPO inactive and the input to the WCS select flip-flop low. The next rising edge of SCLK0A resets the WCS select flip-flop, completing the operation. All of the preceding timing description is common for a WCS read or write operation. The following paragraphs describe particulars for a Read or Write WCS.

#### Write WCS

The output of gate 09C03 (WCS1 ANDed with 10B06) is, in turn, ANDed with RD081, causing Write WCS (WWCS1) to go active. This signal and its complement, WWCS0, enable the data input buffers (Sheets 5, 6, 7, and 8) to the WCS RAM. The WCS Write Enables (WCSWE00 and WCSWE10) are generated by the following terms:

WCSWE00 = WCSCE01•WWCS1•SCLK1A•BCLK1A  
WCSWE10 = WCSCE11•WWCS1•SCLK1A•BCLK1A

#### NOTE

WCSCE01 is the output of gate 07B03 (10L2). WCSCE11 is the output of gate 07B06 (10L3).




Figure 9-7 WCS Timing

Read WCS

The output of IC 10C06 (10B1) (WCS1 NANDed with RD080) is used to enable the four octal latches (ICs 11H, 11J, 14H, and 14J at schematic location 10A) to drive the B bus. These latches are clocked by the rising edge of the WCS read clock (CKWCSRO). CKWCSRO is generated by the following term:

$$\text{CKWCSRO} = \text{WCSSEL1} \bullet \text{BCLK1A} \bullet \overline{\text{RD080}}.$$

If the microprogram is hung on a routine in WCS, due either to a programming error or a faulty WCS memory device, control can be returned to the System Control Terminal by placing the console in the single mode and depressing the HALT/EXE switch. This causes the CSAR to be cleared, FESCAPO (3E8) active and forces the microprogram to enter the console service routine.

#### 9.2.5 ROM Data Register (RDR)

The ROM data register latches the output of control store on a microinstruction fetch and presents its outputs to the processor as the ROM Data (RD) bus. (Refer to Sheet 9 of the schematics.) The four most significant bits of the RDR (RD001-RD031) are composed of J-K flip-flops and are clocked by the falling edge of RCLK1A. The remaining 28 bits (RD041:RD311) are composed of quad-D flip-flops and are clocked by the rising edge of RCLK0. (Refer to Figure 9-6, FCS Timing.)

On an initialize, the RDR is cleared by the ROM Data Clear signal (RDCLRO). RDCLRO is the output of a cross-coupled latch (2K7) which is set by SCLROD (Systems Clear) and remains set, holding the RDR cleared, until the CSAR increments to X'004'. RDCLRO is reset when CSAR290 goes active.

#### 9.2.6 Decoder ROM (DROM) and Privileged Illegal ROM (PILROM)

The DROM and PILROM provide the hardware with the calculate address (D1, D2), privileged and illegal instruction vector addressing for the Processor Emulator (05-090). Listings for the DROM and PILROM (and the format ROM on the CPU-D board) appear in the microprogram listing (05-090A13). Refer to Table 9-3 for an explanation of this data.

The DROM is organized as 512 words of 12 bits each and consists of three 512k x 4-bit high-speed ROMs (Sheet 10). The DROM is addressed by the 8-bit op-code field of the instruction register (IR000-IR070), located on the CPU-D board, and provides the D1 or D2 vector address to the CSAR multiplexor. FDIR1 (3K8) (decoded instruction read flip-flop) goes active on the first clock of an instruction fetch and is used as the most significant address of the DROM. When FDIR1 is active, D1 is selected; when inactive, the DROM outputs the D2 vector address. The 256 word by 4-bit PILROM has two functional variations, 19-188F25 (PILROM without WCS option) and 19-188F27 (PILROM with WCS option). (Refer to Table 9-3 for further information.)

TABLE 9-3 LISTING INFORMATION FOR DROM, PILROMs AND FORMAT ROM

Refer to the listing of the Processor Emulator (05-090A13).

ADDRESS	DATA	DESCRIPTION
08NN	0000 XYYY	PIL, D1 VECTOR
09NN	0000 ZWWW	Format, D2 VECTOR

where: NN = IR001 - IR071, the 8-bit op-code field of the instruction register.

X = PRIV1, COMILL1, FLTILL1, and WCS, respectively, the output of the PILROM (see Note) in hexadecimal.

YYY = DD201 - DD311, the output of the decoder ROM's D1 vector in hexadecimal.

WWW = DD201 - DD311, the output of the decoder ROM's D2 vector in hexadecimal.

Z = RX1, RI20, RXRX1, and RR1, respectively, the output of the CPU-D format ROM in hexadecimal.

NOTE

The listing (05-090A13) represents the 19-188F27 PILROM, for a WCS equipped CPU-A board. A non-WCS CPU-A board is equipped with the 19-188F25 PILROM which has the following differences underlined:

08E5	0000	<u>43B5</u>	<u>ILEG</u>
08E8	0000	<u>43B7</u>	<u>ILEG</u>
08E9	0000	<u>43B3</u>	<u>ILEG</u>

The PILROM is addressed by the op-code field of the instruction register and its outputs are tested at D1 time (FDIR1 active) to determine whether the instruction is privileged, illegal, or a WCS operation. Refer to Sheets 3 and 10 of the schematics. Having passed all prior interrupt tests, the CSAR, at D1 time, is conditioned to load the D1 vector address, (i.e., LDCSAR0-active; VSELA0, VSELB0, and LDIR1A-inactive) unless one of the conditions listed in Table 9-4 causes an illegal fault. In the latter case, VSELA0 goes active and the CSAR is loaded from the priority interrupt encoder input. The priority interrupt encoder is jammed to X'007' by FDIR1 (Sheet 13), the illegal fault microprogram location.

The WCS Execute (WCSEX1) output of the PILROM goes active when an Enter Control Store (EDCS) or a Branch to Control Store (BDCS) user instruction is being executed. WCSEX1 is the input to the WCS Execute flip-flop which clocks FWCSEX1 active on the next rising edge of RCLK1. FWCSEX1 enables the CSAR to fetch microinstructions from the optional WCS.

TABLE 9-4 ILLEGAL FAULT CONDITIONS

Base Algorithm for VSELA0 at D1 time

$$VSELA0 = FDIR1 \bullet [COMILL1 + FDIR1 \bullet PRIV1 \bullet PSW231 + \overline{FLTILL1} \bullet (FPP1 + FPP1 \bullet PSW131) + MATMPEO]$$

EXPLANATION OF FAULT CONDITIONS

FAULT CONDITION	REASON
FDIR1•COMILL1	Illegal Instruction
FDIR1•PRIV1•PSW231	Privileged Instruction
FDIR1•FLTILL1• $\overline{FPP1}$	Illegal Floating-Point Instruction (HPFPP not equipped)
FDIR1•FLTILL1•FPP1•PSW131	Privileged Floating-Point Instruction
FDIR1•MATMPEO	Machine Malfunction

### 9.3 BRANCH LOGIC

The branch logic provides 16 testable conditions for microprogram decisions. These conditions are input to four 4-to-1 multiplexors with RD071 and RD081 controlling their select lines, breaking the conditions down into four groups of four conditions each (see Sheet 11). Furthermore, the outputs of the multiplexors are NORed, which allows more than one condition to be tested at a time by enabling or disabling individual multiplexors. Refer to Table 9-5, which shows the grouping of conditions and the controlling RD bits. A branch microinstruction begins with RD041 and RD051 active, causing BRANCH0 and its complement BRANCH1 to become active (see Sheet 3). The four multiplexor outputs are NORed with BRANCH0 to cause True Branch (TBRCH0) active when the selected condition(s) are true. RD061 determines whether a true branch (RD061 inactive) or a false branch (RD061 active) condition is specified. Load CSAR (LDCSAR0) is used to load the CSAR with the branch address. LDCSAR0 goes active on a branch by the following algorithms:

```
LDCSAR0=TRBRCH1+FBRCH1
True branch TRBRCH1= $\overline{\text{TBRCH0}} \bullet \text{RD060} \bullet \text{BRANCH1}$ 
False branch FBRCH1= $\text{TBRCH0} \bullet \text{RD061}$ 
```

Vector selects A and B (VSELA0 and VSELB0), used to steer the CSAR input multiplexor, are affected by the following algorithms during a branch:

```
VSELB0=BRANCH1•GBRCH1• $\overline{\text{RD131}} \bullet \text{INT1}$ 
GBRCH1=TRBRCH1+FBRCH1
VSELA0= $\overline{\text{RD131}} \bullet \text{INT1} \bullet \text{RD150} \bullet (\text{RD060} \bullet \text{TBRCH1} \bullet \text{BRANCH1} + \text{TBRCH0} \bullet \text{RD061})$ 
```

A conditional return is specified during a branch when RD150 is active, which causes VSELA0 to be low. An Interrupt Vector Jam Enable (IVJE) may also be specified with a branch and is represented above as  $\overline{\text{RD131}} \bullet \text{INT1}$ , IVJE inactive. IVJE is explained in Section 9.4.

TABLE 9-5 BRANCH CONDITION GROUPS

1886

	RD 061	RD 071 RD 081	RD 091 RD 101 RD 111 RD 121	CONDITION	DESCRIPTION
	0 1			BT BF	Branch True Branch False
Group 1		0 0 ↓	1 1 1 1	C V G L	Carry Flag Overflow Flag Greater Than Flag Less Than Flag
Group 2		0 1 ↓	1 1 1	PPF MAT MPE CATN	Primary Power Fail Interrupt Memory Address Translator Interrupt Noncorrectable Memory Error Interrupt Console Attention Interrupt
Group 3		1 0 ↓	1 1 1	INT MASK MVF HW	Priority Encoder Interrupt Pending User Branch Memory Voltage Failure I/O Halfword Signal
Group 4		1 1 ↓	1 1 1	COMM EPF FPP YDC	Communications Option Strap Early Power Fail Interrupt Floating-Point Processor Strap Carry-out from YD Register

9.4 INTERRUPT SUPPORT

9.4.1 Priority Interrupt Encoder (PIE)

The Priority Interrupt Encoder (PIE) provides the microprograms with the means of handling interrupts in the order of their priority. Inputs provide 11 possible conditions. The PIE generates the vector address for the highest priority interrupt pending (if enabled) and jams the interrupt line (INT1) active (13H8). Refer to Table 9-6 for a listing of interrupt priorities and their resulting vector addresses. At calculate address time (D1 time), FDIR1 goes active and disables the priority encoder, jamming its output to X'007' which is used for the illegal fault vector.

External interrupts (ATN00-ATN30) are masked by certain PSW bits. Refer to Table 9-7 for external interrupt masking. A 256 x 4-bit ROM decodes the PSW mask bits and outputs external interrupt enable lines (13D6). A listing for the external interrupt mask ROM appears in Table 9-8.

TABLE 9-6 INTERRUPT PRIORITIES

INTERRUPTS (IN ORDER OF PRIORITY)	ACTIVE SIGNAL	MASK	ENTRY TO INTERRUPT SERVICE TABLE	ENTRY TO ILLEGAL FAULT SERVICE
Alignment Fault	ALGNO	None	008	Disabled
Noncorrectable Memory Error	FNCEO	PSW21	009	007
Memory Address Translator Fault	MATO			
Primary Power Fail	FPPF1	None	00A	Disabled
Console Attention	CATNO			
Single Step	SNGLO			
Early Power Fail	FEPF1	PSW18	00B	
External Interrupt Level 0	ATN00	See Table	00C	
External Interrupt Level 1	ATN10		00D	
External Interrupt Level 2	ATN20		00E	
External Interrupt Level 3	ATN30		9-7	00F
Illegal Instruction	COMILL1	None	Disabled	007
Privileged Instruction	PRIV1	PSW23		
Floating-Point Instruction	FLTILL1	PSW13		
Floating-Point Processor Arithmetic Fault	FPPFLT0	See Note	018	Disabled

NOTE

FPPFLT0 is enabled by an Instruction Read (IR) and Read Condition Code (RCC) from the HPFPP.



TABLE 9-7 EXTERNAL INTERRUPT MASKING

PSW		BITS	
17		20	
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1

All Levels Disabled  
 Higher Levels Enabled  
 All Levels Enabled  
 Current and Higher Levels Enabled

where the current level is a function of the currently active register set.

PSW BITS					EXTERNAL INTERRUPT ENABLED			
17	20	25	26	27	LEVEL 0	LEVEL 1	LEVEL 2	LEVEL 3
0	0	X	X	X	NO	NO	NO	NO
0	1	0	0	0	NO	NO	NO	NO
0	1	0	0	1	YES	NO	NO	NO
0	1	0	1	0	YES	YES	NO	NO
0	1	0	1	1	YES	YES	YES	NO
0	1	1	0	0	YES	YES	YES	YES
0	1	1	0	1	YES	YES	YES	YES
0	1	1	1	0	YES	YES	YES	YES
0	1	1	1	1	YES	YES	YES	YES
1	0	X	X	X	YES	YES	YES	YES
1	1	0	0	0	YES	NO	NO	NO
1	1	0	0	1	YES	YES	NO	NO
1	1	0	1	0	YES	YES	YES	NO
1	1	0	1	1	YES	YES	YES	YES
1	1	1	0	0	YES	YES	YES	YES
1	1	1	0	1	YES	YES	YES	YES
1	1	1	1	0	YES	YES	YES	YES
1	1	1	1	1	YES	YES	YES	YES

X = Don't Care

TABLE 9-8 LISTING FOR ROM IC 19-142F44 EXTERNAL INTERRUPT MASK ROM

ADDRESS	DATA	ADDRESS	DATA	ADDRESS	DATA
00	0	10	F	20 } • • • FF }	Not Used, Should be Zero
01	0	11	F		
02	0	12	F		
03	0	13	F		
04	0	14	F		
05	0	15	F		
06	0	16	F		
07	0	17	F		
08	0	18	8		
09	8	19	C		
0A	C	1A	E		
0B	E	1B	F		
0C	F	1C	F		
0D	F	1D	F		
0E	F	1E	F		
0F	F	1F	F		

All data in hexadecimal

#### 9.4.2 Interrupt Vector Jam Enable (IVJE)

The IVJE logic provides the microprogram with a conditional vectored branch capability for interrupt handling. The microprogram can enable the IVJE logic with a branch IVJE microinstruction. A branch microinstruction enables IVJE by setting RD151. In this case, a 2-way branch is possible. If the branch condition is satisfied (GBRCH1 active), and INT1 (interrupt) is active, the CSAR loads from the priority interrupt encoder and a branch is taken to the Interrupt Service Table, X'008-00F', (refer to Figure 9-2). If the branch condition is satisfied and INT1 is not active, the CSAR loads the RD branch address (Sheet 2). If the branch condition is not satisfied, the CSAR does not load (LDCSAR0-inactive, 3E5), INT1 is ignored, and the CSAR increments to the next sequential microprogram address. An instruction read microinstruction enables IVJE automatically. INT1 active jams GDIR1 and GDIR1A inactive, aborting the Instruction Read; the CSAR loads from the priority interrupt encoder causing a branch to the Interrupt Service Table. If INT1 is inactive, GDIR1 and GDIR1A go active, beginning an Instruction Read.

Branch IVJE and IR may be specified in the same microinstruction. Refer to Figure 9-8 for an example of this condition.

```

130 * .....
131 *
132 *           INTERRUPTIBLE WAIT LOOP
133 *
134 * .....
32251300
32251310
32251320
32251330
32251340


```

```

0011 002C F480 136 TWAIT NI NULL,PSW,*A0*,EXB TEST PSW B16: 32251360
0012 DC1C 0121 137 WAIT RT G+L,WAIT,CYD&SWA+IVJE+IR WAIT IF SET; ELSE EXIT. 32251370
-----
0013 006C 0050 139 EXIT L NULL,MDR,IR GLOBAL EXIT. 32251390
140 * IF MEMORY READING AT TERMINATION, 32251400
141 * FAULTS LEFT QUEUED UNTIL IR. 32251410
142 * ..... 32251420

```

1674-1



CONTROL LINE	INT1	GBRCH1	TRBRCH1	LDCSAR0	VSELA0	VSELB0	GDIR1(A)
		A	A	A	A	A	N
	N	A	A	A	N	A	N
	A	N	N	A	A	N	N
	N	N	N	A	X	X	A

A = ACTIVE  
N = NOT ACTIVE  
X = DON'T CARE

NOTE: THIS EXAMPLE IS EXTRACTED FROM THE PROCESS EMULATOR - 05-090.

Figure 9-8 Example of a Branch with IVJE and IR

## 9.5 INITIALIZE CONTROL

The initialize control logic provides the processor with an orderly shut-down and restart capability. System initialization is performed as a result of one of the following conditions:

1. Placing the System Control Panel STANDBY-ON-LOCK switch in the STANDBY position,
2. Operating the System Control Panel INITIALIZE switch,
3. Power Fail Detect (PFDT0) activated by an external source, such as the watchdog timer or the Loader Storage Unit (LSU),
4. PFDT0 activated by the Power Subsystem Controller (PSC) as a result of AC or DC voltage fault,
5. Operating the MAINTENANCE RESET switch on the power system front panel, or
6. Command Power Down (POW0) executed by the microprogram.

The system initialization logic interfaces with the PSC through the following signals (refer to the CPU-A schematics, 35-767D08, Sheet 14):

1. NVMO (Non-Valid Memory)
2. NVRS0 (Non-Valid Memory Reset)
3. PRDY1 (Power Ready)
4. SCLRS1 (System Clear Sense)
5. SCLR0 (System Clear)

The NVMO signal is received by the processor on the Local Bank Controller (LBC) where it is buffered and gated with the nonconfigured memory signal and sent to the CPU-A as Gated Memory Voltage Failure (GMVFO-11B6). NVMO is active, from the PSC, as a result of memory voltage (P5U) having gone out of regulation. This signal is a testable branch condition and is used by the microprogram during the power-up on initialize sequence, to determine a cold-start or warm-start condition.

The NVRS0 signal is a > 1.4 ms pulse to the PSC which causes the NVMO signal to be reset.

The PRDY1 signal indicates the condition of all AC and DC voltages to the system. On powering up, PRDY1 is active > 100 ms after all DC voltages are in regulation and is inactive 3 ms minimum before DC voltages are out of regulation. (Refer to Figure 9-9.)

SCLRS1 is a command signal to the PSC which, when active, causes SCLRO active.

### 9.5.1 Initialization

Refer to Figures 9-9 and 9-10 during this discussion.

Initialization is started by PFDT0 (14B5) active for one of the foregoing reasons. The cross-coupled latch at schematic location 14D5 latches and debounces PFDT0 and its output (IC 16S08) triggers the 1 ms power fail timer, IC 12S05. The leading edge of this pulse sets the Early Power Fail Flip-Flop (FEPF1) which, with PSW181 active, provides the processor with an Early Power Detect interrupt. (Refer to Section 9.4.1, Priority Interrupt Encoder.) The trailing edge of the 1 ms power fail timer pulse sets the Primary Power Fail Flip-Flop (FPPF1), which provides a nonmaskable interrupt to the microprogram.

Under normal operating conditions, the microprogram is interrupted by the Primary Power Fail (PPF) interrupt, performs its shut-down routine, and issues the command Power-Down (POW0). Command POW0 is then latched by the cross-coupled latch at schematic location 14C8 and input to the analog pulse stretcher comprised of three comparators in IC location 15S. The pulse stretcher passes the low input, forcing the transistor 14M (14L9) off, SCLRS1 active, and the PSC responds with SCLRO active approximately 3 ms later. SCLRO resets the cross-coupled latch at 14C8, causing the input to the analog pulse stretcher high. The pulse stretcher then delays that input 500 ms before deactivating SCLRS1.

If processor clocks are stopped (e.g., by the Test Aid), system initialization must be forced by placing the System Control Panel STANDBY-ON-LOCK switch in the STANDBY position, shutting off processor power (P5). This causes PRDY1 inactive from the PSC and causes SCLRS1 active by removing the base drive voltage from transistor 14M (14L9).

1860




Figure 9-9 Power-Down, Power-Up Timing

1861




Figure 9-10 Initialize Timing

## 9.6 TEST AID

A Test Aid is provided on the CPU-A board which gives the customer engineer or technician the means for halting the microprogram or a SYNC pulse for troubleshooting. (Refer to Sheet 15 of the schematics.)

The Test Aid provides four switch selectable methods of halting the processor. The 16 DIP switches in the connector 5 location of the CPU-A board enable the four match conditions, as well as providing an input for the microaddress match/SYNC. A chart is provided at schematic location 15H1 which shows the switch functions. The external trap (EXTRAPO) condition is enabled by placing switch 1 in the ON position. Its input must be settled 20 ns before the falling edge of CLK1.

The second DIP switch causes the processor to halt whenever CSAR201 is active. This is provided to trap the microprogram whenever a WCS address is loaded in the CSAR. The single switch (switch 3) places the microprocessor in the single-step mode. In this mode, one microinstruction is executed each time the ADVANCE switch located on the CPU-D board is depressed.

The fourth switch enables the CSAR address match condition. Switches 5-8 and 1-8 on the right-hand DIP provide the address match information.

Any of the previously mentioned conditions, when enabled, cause TRAPO to go active, signaling the CPU-D to halt clocks.

The SYNC (SYNO) output goes active when the match switches and the CSAR outputs are the same and BCLK0 is inactive, providing a low active pulse at the beginning of the selected microinstruction. This pulse may be used as SYNC input to an oscilloscope or logic analyzer.

## 9.7 MNEMONICS

The following is a list of mnemonics found on the CPU-A board. The meaning and the 35-767D08 schematic source of each signal are provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
AENHO	"A" enable high - used by CPU-B to control the most significant 16 bits of the A bus	13E4
AENLO	"A" enable low - used by CPU-B to control the least significant 16 bits of the A bus	13E5

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
ALGNO	Alignment error signal from CPU-D that indicates an alignment fault has been detected	13E9
APSW281:311	Auxiliary PSW bits 28:31 - used by the branch logic to determine user mask match	11G8
ATN000:030	I/O attention lines - these are the four levels of I/O interrupts from the multiplexor bus.	13A7
B001:311	B bus bits 00:31 - B bus source data from the CPU-A	Sheets 5,6,7, and 8
BCLK0	Buffered clock	12D2
BRANCH0	Branch decoded from RD bits	3E4
BSTKS0	RD decoded output for the B stack latch on the CPU-B	13N4
CATN1	Console attention interrupt from the System Control Panel	11F4
CCATNO	RD decoded clear console attention	12J3
CKWCSRO	Clock writable control store register clock that latches the output of writable control store	10M5
CL070	Control line 7 - early indication of pending power failure provided for I/O devices	14F6
CLK1A	System clock net for CPU-A from the CPU-D board	12A2
CLKCC0	Clock condition code - used by the CPU-A to load the auxiliary condition code	11D9
CLKPSW0	Clock PSW - clock decoded by RD to load the PSW	13E3
COMILL1	Communication illegal - defines communication instructions option as being illegal	10K9



<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
COMM1	Strap option to allow the communication instruction package	11J2
CSAR200:310	Control store address register bits 20:31 - used to select words in control store	Sheet 2
DCLK0	Destination clock - clock used to load registers	12E4
DD201:311	Decoder read-only-memory data - data used to vector to instruction emulation routine	Sheet 10
DEXBO	RD decoded exchange byte for the CPU-C board	13N1
DEXT0	RD decoded sign extension - signal to CPU-C to perform sign extension on the MDR source	13E1
DFTENO	RD decoded double-precision floating-point enable - optional High Performance Floating-Point Processor is conditioned for a double-precision operation.	13N9
DIRO	RD decoded instruction read - used to initiate instruction fetch and calculate address	3B5
DISAO	Disable A source data - generated on the CPU-D board during calculate address to inhibit data from the general register selected by the YS or X2 fields	13B5
DISBO	Disable B source data - generated on the CPU-D board during calculate address to inhibit data from the B source MDR	13J3
DISCS0	Disable control store	4B4
DISDRM1	Disable decoder read-only-memories	4B4
DIVC	RD decoded fixed-point divide operation	12J3
DSTOPO	Destination stop - inhibits the generation of destination clocks	12B4

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
DWSHFT0	RD decoded doubleword shift - provides 64-bit shift capability	12L8
ENBO	Enable CPU-A board B bus sources	12L8
ENBSO	Enable B source data on the CPU-B board - gates bits 0:15 of the shift register or zeros onto the B bus	12L8
ENCSAR1	Enable control store address register - allows the CSAR to count up by one on each RCLK	Sheet 15
EXTRAPO	External trap - test feature provided to allow an external function to cause the micro-processor to halt when the external event occurs	15C9
FCATN1	Flip-flops set side output of console attention	11H5
FDIR0	Flip-flop reset side output of gated decoded instruction read - set first clock after DIR if branch is not valid	3E8
FEPF1	Flip-flop set output of early power fail detections	14H1
FESCAPO	Flip-flop reset output of writable control store escape - provides the ability to escape from a hung WCS microprogram	3E8
FLR281:311	Output of the flag register used to be directly tested by the microcode or to be loaded into the auxiliary PSW	Sheet 11
FLTILL1	Floating-point instructions are illegal - Privileged/Illegal read-only-memory output that can force vector to illegal instruction	10K9

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
FNCEO	Flip-flop reset output from CPU-D board which indicates that a double-bit error has occurred in local memory	11B2
FPPFLT0	Floating-point processor fault - indicates an arithmetic fault interrupt from the high performance floating-point processor	13A9
FPPFO	Output of the primary power failure flip-flop - the signal causes a testable branch condition to become valid, causing the microprogram to shut down.	11B2
FPP1	Strap option on the CPU-A that, depending on how it is strapped, indicates the presence, or lack of presence, of the high-speed floating-point processor	14H4
FSCATNO	Output of latch used to synchronize the console attention interrupt to the system clocks	11G3
FSMPEO	Output of latch used to delay the receipt of the double-bit error indication from the CPU-D	Sheet 3
FSPPF0	Output of latch used to delay the branch testability of the primary power failure flip-flop	11G2
FWCSEX1	Flip-flop output that indicates that a writable control store instruction is in process. This allows the upper page of control store to be WCS.	10M8
GBRCH1	Gated branch - this signal indicates that a branch occurs, regardless of whether it is a true or false branch.	11R3
GDIRO	Gated decoded instruction read - signal provided for the CPU-D board to indicate the start of an instruction fetch. Consists of RD decoded IR and branch not valid.	3E7

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
GFLR291	Gated flag register bit 29 - flag register bit 29 (overflow) is ORed with the false SYNC timeout of the I/O system.	13N2
GRD091:111	Gated RD bits that control the type of operation to be performed by the fixed-point ALU. When floating-point operations are specified in the microinstruction, the ALU is forced into a load B operation. When the calculate address logic disables the B source, the ALU is forced into a load A operation.	13N2
GSNGLO	Gated single - the single cycle flip-flop output is gated by decoded instruction read.	11F5
HWO	Halfword I/O signal - when this signal is low, the currently selected I/O device provides for halfword data paths.	11B6
INT1	Interrupt pending - this signal is used by the CSAR control logic to force pending interrupt service.	13H8
IR000-IR070	Instruction register bits 0:7 - this is the user-level operation code portion of the Instruction Register. The DROM uses the op-code for vector address data.	Sheet 10
JAMCIO	Jam carry-in to the ALU on CPU-B board	12K2
LDCSARO	Load the control store address register - the outputs of the CSAR multiplexors are loaded into the CSAR on the leading edge of RCLK.	3E5
LDI00	RD decoded load I/O - used to disable E field decoding during I/O operations	13E2

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
LDLRO	RD decoding of load link register - data in the E bus is loaded into the CSAR on the trailing edge of DCLK.	12J4
LFLRO	RD decoding of load flag register - signal generated by the CPU-B enables the flag register to load from the S bus.	13E3
LR201-IR311	Link register bits 20:31	Sheets 7, 10
LRCLK0	Link register clock - used to load and increment the link register	3J7
LSRO	RD decoded load shift register - the shift register on the CPU-B is the destination and is loaded with the data on the S bus.	13D2
MATO	Signal supplied by the CPU-C board that indicates a MAT interrupt	11G3
MATMPEO	Logical OR of MAT interrupt and noncorrectable error interrupt - used to force interrupt vector	13E9
MAT201-MAT311	Test aid match data switches used to select CSAR address match	Sheet 15
MEXT0	Match external switch - allows the stopping of the microprogram because of an external event	15C8
MPY0	RD decoding of the E field specifying a multiply operation	12J3
MSK1	Branch mask valid - the ANDing of the PSW condition code and the YD field of IR has been satisfied. User instruction branch takes place.	11L7
MSNGLO	Test aid switch that allows the microprogram to be advanced one step at a time. Actual stepping is done on the CPU-D board.	15C8

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
MVFO	Memory voltage failure - this signal is supplied by the LBC. During power up, it indicates that the Memory Voltage (P5U) went out of regulation (memory data is unreliable) or during normal operation MVF indicates, if NCEO is also active, that nonpresent memory has been accessed.	11B6
MWCSO	Test aid switch that stops the microprocessor when CSAR20 becomes active. This occurs when fetching microinstruction from WCS.	15C8
NVRSO	Nonvalid memory reset - active low resets the nonvalid memory signal from the PSC.	14N4
OPSTOPO	Option stop signal caused by reading from or writing into WCS - this is supplied to the CPU-D and causes the microprogram to stop.	10G3
PFDT0	Power failure detected - caused by the power supply, INITIALIZE switch, or KEY switch. This signal causes the eventual shut-down of the processor.	14B5
POW0	RD decoding of the E and YDFF, indicating a command to power-down the processor	14D7
PRDY1	Power ready - high active ( $\approx 15$ V) all voltages ready and in regulation	14M7
PRIV1	Privileged instruction op-code is contained in the instruction register. This is an output of the PILROM.	10K9
PSW131:271	Program status word bits 13:27	Sheets 3, 13

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
RCATNO	Reset console attention - part of the HALT/RUN switch on the System Control Panel. Controls console attention interrupt.	11B5
RCLKO	System clock that is allowed only when RSTOP is inactive - used to advance CSAR, load RD register, etc.	12D3
RDO01:311	RD register data output bits 0:31 - this data represents the micro-instruction word.	Sheet 9
RDCLRO	RD register clear	9A2
REPF0	Reset early power fail interrupt	14E6
RSMINT0	Reset shared memory early power fail interrupt	14E5
RSTOPO	ROM stop - used to inhibit system clocks when necessary to prevent the incrementing or loading of the CSAR and RDR	12B2
SCATNO	Set console attention - part of the HALT/RUN switch on the System Control Panel. This controls the console attention interrupts.	11B5
SCLK1	Skewed system clock - this clock is delayed by 50 ns from the regular clock.	12B5
SCLRO	Systems clear - resets the processor and all devices	14B9
SCLRS1	System clear sense - high active ( $\approx 15$ V) causes system clear active from the PSC	14M8
SETSNGL0	Set single step - active low causes the single-step user instruction flop to be set.	14F7
SFTENO	Single-precision floating-point operation enabled	13J3

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
SHO	Shift - generated by the CPU-B board - disables the A bus multiplexor during multiply operations when a shift only is required	13B5
SMINTO	Shared memory early power fail interrupt	14F5
SNGLO SNGL1A	Signals from the single switch on the System Control Panel - these signals cause the micro-program to cycle each user instruction and halt until HALT/RUN is depressed.	11B4 3B9
SRC0:10	Shift register control signals - these signals are generated for the CPU-B to control shift register operations (load, shift right, shift left).	Sheet 13
SRD001:311	Source RD bits 00:31 - these are control store output signals that set or reset RD bits.	Sheet 5
SVO	Set overflow - generated by the I/O control logic on the CPU-D when a false SYNC timeout occurs.	13G2
SWAC	Set wait - decoded from the E field portion of the micro-instruction	12J2
SYNO	SYNC - test point which is activated each time a system clock occurs during the selected CSAR address match	15K5
TBRCHO	True branch - indicates the specified branch condition has been met	11R2
TRAPO	Trap - test aid signal indicating that the selected match function has been found. The CPU-D causes an RSTOP to occur when Trap is active.	15K6



<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
ULLRO	Unload link register - RD decoding of the link register as a source	12K6
ULSRO	Unload shift register - RD decoding of the shift register as a source; supplied to the CPU-B	12J6
UNNLDO	Unnormalized load - E field decoding of unnormalized load. The normalizing logic of the HPFPP is disabled.	12J3
UPSWO	Unload program status word	13D4
VECT01:31	Vector jam data lines - these lines are loaded into the least significant four address lines of the CSAR for interrupt service.	Sheets 2, 3
VSELAO VSELBO	Data select lines on the 4:1 multiplexors that determine the source of data to be loaded into the CSAR	3L2 2B1
WAIT1	This signal is generated by the CYD&SWA E field option. When active, the WAIT indicator on the System Control Panel is illuminated.	14N2
WCS1	RD decoding of the module control field of the micro-instruction - when active, the WCS is the selected module.	10F3
WCSA00:90	Writable control store address selection lines - select a specific word in WCS	Sheets 5, 7
WCSCE00	Writable control store chip select control	5B7
WCSEX1	Decoder ROM output that indicates that a writable control store instruction is being executed	10L8
WCSSELO	Writable control store selected	4B5

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
WCSWE00	Writable control store write enable - used to write into WCS, Page 0	5B7
WCSWE10	WCS write enable used to write into WCS, Page 1	5B8
YD081:111	YD field of the instruction register - the YD field selects one of 16 general registers, normally used for a user instruction destination.	Sheet 11
YDC1	YD field carry - this signal indicates that the YD field is equal to X'F'.	11K5
YDFEN0	YD function enable - low active enables the YD function field decoder.	12J3

## CHAPTER 10 CPU-B BOARD

### 10.1 INTRODUCTION

The CPU-B board contains the main Arithmetic Logic Unit (ALU), the register stack, the Program Status Word (PSW) register, the Flag Register (FLR), and a 32-bit Shift Register (SR). Logic is also located on this board to perform fixed-point multiply, divide, and shift operations.

All of the above functions are described in this chapter. The functional schematics for the CPU-B board, 35-768D08, should be used as a reference for this chapter.

### 10.2 INTERNAL PROCESSOR BUSES

Within the Central Processing Unit, data is transferred between the various registers of the processor over three distinct 32-bit buses. These are identified as the A bus, the B bus, and the S bus.

Data from the source registers, specified by the microprogram, is gated onto the A and B buses and presented to the B and A inputs of the ALU, respectively. The ALU, in turn, performs the operation specified by the microprogram. The result of that operation is formed at the outputs of the ALU and is called the S bus. Data on the S bus is loaded into the indicated destination register. The A and B buses are high impedance buses formed by devices with 3-state outputs. The only source on the S bus is the output of the ALU and is, therefore, driven by totem pole devices.

### 10.3 ARITHMETIC LOGIC UNIT (ALU)

The ALU section comprises a 32-bit parallel arithmetic/logic network using a fast look-ahead carry. The arithmetic or logical result, performed by the ALU network, is formed on the 32-bit S bus. Refer to the table on Sheet 14 of the functional schematics for information concerning the logical level of the select and mode inputs to the ALU integrated circuits for the functions used. Each ALU function used is described in the following paragraphs. All gate references are to the arbitrary labels on Figure 10-1.




Figure 10-1 Least Significant ALU Stage

### 10.3.1 AND

The AND function, produced by the AND microinstruction, conditions the ALU to logically AND each bit from the output of the B bus shifter with the output of the A bus multiplexor. In this mode, the output equation for gate 5 is  $(B_0 \cdot A_0)$  and the output equation for gate 6 is  $(A_0)$ . The simplified expression for the output from gate 7 is  $(A_0 \cdot B_0)$ . Since gate 8 is disabled by the M1 input to the ALU, its output is high, causing the output from gate 9 to be defined by the same equation as the output from gate 7, the AND function.

### 10.3.2 OR

The OR microinstruction causes each bit from the output of the B bus shifter to be logically ORed with the corresponding bit from the gated output of the A bus multiplexor. Gate 5 produces a low because of the complementary  $B_0$  inputs. The outputs equation for gates 6 and 7 is  $(A_0 + B_0)$  which corresponds to the  $\overline{F_0}$  output from gate 9.

### 10.3.3 Exclusive-OR

The Exclusive-OR microinstruction produces a logical low at the S bus if the corresponding bits from the output of the B bus shifter with the output of the A bus multiplexor are at different logic levels. The expressions for the outputs from gates 5 and 6 are  $(A_0 \cdot B_0)$  and  $(A_0 \cdot \overline{B_0})$ , respectively. The function of the output from gate 7 is, therefore,  $A_0 \overline{B_0} + \overline{A_0} B_0$ , the Exclusive-OR function. Since the output from gate 8 is again high,  $\overline{F_0}$  is the same as the output from gate 7.

#### 10.3.4 Add

The ALU is conditioned to the Add mode, an Add microinstruction. Note that with the exception of the M1 control line, Add is the same as Exclusive-OR. The M1 control line enables the Carry network internal to the ALU device so that the output from gate 8 is CN. The function, Fo, now becomes  $CN (A_0\overline{B_0} + \overline{A_0}B_0) + \overline{CN} (A_0B_0 + \overline{A_0}\overline{B_0})$ . Figure 10-1 shows only the least significant stage of the 19-067 4-bit ALU. The next three stages are identical except for the internally propagated carry.

#### 10.3.5 Subtract

The Subtract function produced by the 4-bit ALU device is  $A-B-1$ . For this reason, the carry-in to the least significant stage is inverted by the Exclusive-OR gate (14C1) on a Subtract microinstruction. The output equation for gate 5 is  $(A_0 \cdot B_0)$  and the equation for gate 6 is  $(A_0 + \overline{B_0})$ . Gate 7 produces a high output when the equation  $(A_0 \cdot B_0 + A_0 \overline{B_0})$  is satisfied. The output function,  $\overline{F_0} = CN (\overline{A_0} \overline{B_0}) + \overline{CN} (A_0 B_0 + A_0 \overline{B_0})$ , yields  $A-B$ .

#### 10.3.6 Load B

For the Load B operation, the ALU is conditioned to the  $F=A$  mode since the B bus shifter is tied to the A input to the ALU. In this mode, gates 1, 2, 3, and 4 are enabled by S01, S11, S21, and S31, respectively, and gate 8 is disabled by M1. Since both gates 1 and 2 are enabled, at least one of their outputs is high, producing a low at the output from gate 5. The state of gate 6 is the inverse of  $A_0$ . If  $\overline{A_0}$  is low, the output of gate 7 is high and the output of gate 8 is low ( $\overline{F_0}$ ). For  $\overline{A_0}$  high, the inverse is true at each stage, causing  $\overline{F_0}$  to also be high. Therefore, in this mode, the state of  $\overline{F_0}$  is the same as the state of  $\overline{A_0}$ , independent of the  $\overline{B_0}$  input. The state of the gated B bus is passed, unmodified, to the S bus.

#### 10.3.7 Load A

During a Load A, the ALU is conditioned to the  $F=B$  mode since the A bus is tied to the B inputs to the ALU. In this mode, gates 1 and 3 are disabled, gates 2 and 4 are enabled, and gate 8 is disabled by M1. If the  $\overline{B_0}$  input is low, the output of gate 5 is low and the output of gate 6 is high, causing two highs at the inputs to gate 9 and a low at  $\overline{F_0}$ . When  $\overline{B_0}$  is high, the inputs to gate 7 are equal (both low if  $\overline{A_0}$  is high or both high if  $\overline{A_0}$  is low), causing  $\overline{F_0}$  to follow  $\overline{B_0}$ .

## 10.4 REGISTERS

### 10.4.1 Register Stack

The 8 sets of 16 user general registers, 4 microregisters used by the microprogram, and the 16 auxiliary registers used for interruptible instructions are all located in the register stack (Sheets 8, 9, 10, and 11).

The register stack is actually comprised of two separate stacks with common inputs and independent outputs forming a dual output port stack. Any of the registers may be accessed on the A stack, independent of the register specified on the B stack. Since the inputs to the A stack and B stack are common, the corresponding registers in each half contain identical information.

Data inputs to the register stack (DIN000-DIN310) are generated from 2:1 multiplexors (Sheets 8 and 9). In the normal mode, these multiplexors are conditioned to select the S bus data. The only exception to this is during a divide operation. (Refer to Section 10.6.) The outputs of the register stack are stored by transparent octal latches. During the read mode, READ0A and READ0B inactive (6H5), these latches are in the transparent mode. The outputs follow the inputs. When READ0 goes active, the data present at the inputs becomes latched. (Refer to Figure 10-2.)

1394




Figure 10-2 Register Stack Timing

The address and chip select inputs to the register stack are generated on Sheets 6 and 7 of the functional schematics. The functions are decoded separately during the read and write portions of the cycle using AND/NOR gates, so that different registers within the stack may be accessed and modified for a single microinstruction. Refer to the table on the upper right-hand quarter of Sheet 7 for information on the logic levels of the various address lines for the specific register being used.

#### 10.4.2 Shift Register

The Shift Register (SR), located on Sheet 12, is a 32-bit register which may be used as a general purpose register by the microprogram, or may operate in either a shift right mode or a shift left mode for multiply and divide operations (refer to Sections 10.5 and 10.6). The SR is also used in conjunction with the B bus shifter for 64-bit shift operations. Refer to the table on Sheet 12, location S8, for information on the logical states of the select inputs for the various modes of operation for the shift register.

The decoding for the mode select inputs to the SR is located on the functional schematics for the CPU-A board, 35-767D08, Sheet 13.

#### 10.4.3 Program Status Word (PSW) Register

The Program Status Word (PSW) register contains the status portion of the user's PSW. The status portion of the PSW is 32 bits long. Only 24 bits, however, are implemented in the hardware of this machine. PSW bits 00:07 are forced to appear reset when the PSW is unloaded.

The PSW, located on Sheet 13 of the functional schematics, is constructed using 19-231 integrated circuits. This device is a 4-bit edge-triggered latch with both totem pole (Q) and tri-state (Y) outputs. The Y outputs are used to form the A bus while the Q outputs are used for decoding functions.

Bits 08:27 are loaded on the trailing edge of CLK1 from the S bus when PSW is the selected destination register (CLKPSW0 active). The condition code portion of the PSW, bits 28:31, is copied from the flag register on the leading edge of the next SCLK1 after jam condition code is specified by the microprogram (CLKCC0 active). The tri-state outputs of the PSW are enabled when PSW is the selected A bus source, 03T03 low (13E9).

#### 10.4.4 Flag Register (FLR)

The Flag Register (FLR) (Sheet 15) is a 4-bit register which contains additional information about the last logical or arithmetic microinstruction. The FLR contains the Carry flag (C), the Overflow flag (V), the Greater Than flag (G), and the Less Than flag (L).

The FLR is loaded from the S bus whenever either the FLR or the PSW register is specified as a destination. The contents of the FLR are copied into the CC when Jam CC is specified. The outputs from the FLR are also used by the branch circuit for conditional branches.

On any microinstruction other than a branch, and if the FLR and PSW are not the specified destination registers, the FLR is modified as follows:

1. Carry Flag - The C flag sets on an add operation if the carry-out of the ALU look-ahead carry circuits (CARRY1) (2B9) is active, or on a subtract operation if CARRY1 is inactive. The C flag is modified on shift operations according to the state of the B bus bit indicated in Table 10-1. The C flag sets if the corresponding B bus bit is set and resets if the B bus bit is inactive. For all other cases, the C flag is reset.

TABLE 10-1 SHIFT TABLE

OPERATION	B BUS BIT
Shift left halfword logical (16 bits)	B161
Shift left halfword arithmetic (16 bits)	B171
Shift left logical (32 bits)	B001
Shift left arithmetic (32 bits)	B011
Shift right halfword logical (16 bits)	B311
Shift right halfword arithmetic (16 bits)	B311
Shift right logical (32 bits)	B311
Shift right arithmetic (32 bits)	B311

2. Overflow Flag - The V flag is set on an Add if:
  - the B bus number sign is positive, and if the B bus sign is the same as the A bus sign and the resulting sign (S bus) is negative.
  - the B bus number is negative, and if the B bus sign is the same as the A bus sign and the result is positive.

This flag is also set on a Subtract operation if the B bus sign is positive and the signs of the B bus and A bus differ and the result sign is negative, or if the sign of the B bus is negative and the B and A bus signs differ and the result is positive. For all other combinations of A, B, and S bus signs on Add and Subtract, the V flag becomes reset.

3. Greater Than and Less Than - The G flag is set if the result of the operation is not zero and the sign bit is not set. (For fullword operations (32-bit), the sign bit is S001; for halfword operations (16-bit), the sign bit is S161.) The L flag is set if the sign bit is active. Either flag is reset if its corresponding conditions are not met.



## 10.5 MULTIPLY OPERATIONS

Since a signed multiply algorithm is used, no special set-up is required for the operands. (Refer to Figure 10-3.) During a multiply, the ALU is conditioned to the Add mode and the B bus shifter and SR are conditioned to the shift right mode.

1395




Figure 10-3 Simplified Block Diagram for Multiply

Refer to Table 10-2 to determine the function to be performed for each setting of SR131 and the SR extension (SR EXT) bits. If a shift operation is required (SH1 active) (14G9), the A bus multiplexor is disabled, forcing the B bus data to be shifted by the B bus shifter and added to zero. When a subtract is called for, the ALU select bits are changed from an add, as indicated by the microprogram, to a subtract (FRSUB1 active) (14H8), yielding B minus A. The Add mode is selected by default.

TABLE 10-2 MULTIPLY TABLE

SR311	SR EXT	OPERATION
0	0	SHIFT
0	1	ADD
1	0	SUBTRACT
1	1	SHIFT

## 10.5.1 Halfword Multiply

### Initial Setup

MRO bits 0:15=multiplicand  
MRO bits 16:31=zero  
SR bits 16:31=multiplier  
Counter=16

### Operation

1. Shift YD right one place, bringing in multiply carry (MPCY1).
2. Test SR311, SR EXT  
  
If 0,0 or 1,1 - Load YD with shifted data (A bus multiplexor disabled). MPCY=last value of MPCY1.  
  
If 0,1 - Load YD with multiplicand added to shifted data. MPCY1=sign of multiplicand.  
  
If 1,0 - Load YD with multiplicand subtracted from shifted data (FRSUB active). MPCY=sign of multiplicand.
3. Shift SR right one place.
4. Repeat 1, 2, and 3, 15 times.
5. Shift YD right one place to YD.

### Result

Result is contained in YD.

## 10.5.2 Fullword Multiply

### Initial Setup

MRO=multiplicand  
SR=multiplier  
Counter=32

### Operation

Same as halfword multiply, Section 10.5.1.

### Result

Most significant 32-bit result in YD; least significant 32-bit result in SR.

## 10.6 DIVIDE OPERATIONS

During a divide microinstruction, the ALU is conditioned to the Add mode; the B bus shifter and shift register are conditioned to the shift left mode. Prior to executing a divide, the microprogram ensures that the divisor is in two's complement negative form and the dividend is positive. Refer to Figure 10-4 for a simplified block diagram of divide operations.

1396




Figure 10-4 Simplified Block Diagram for Divide

### 10.6.1 Halfword Divide

#### Initial Setup

MRO bits 0:15=divisor  
MRO bits 16:31=zero  
YD=positive dividend (32 bits)  
Counter=16

#### Operation

1. Shift YD left one place and add to divisor.
2. Test for carry-out from ALU.

If Carry=1, load YD from S bus and shift SR left, bringing in Carry.

If Carry=0, load YD from shifted B bus (shift only) and shift SR left, bringing in zero.

3. Repeat 1 and 3, 16 times.

#### Result

YD bits 16:31 contain remainder.  
SR bits 16:31 contain quotient.

### 10.6.2 Fullword Divide

#### Initial Setup

MRO=divisor  
YD=most significant 32 bits of dividend  
SR=least significant 32 bits of dividend  
Counter=32

#### Operation

1. Shift YD left one place and add to divisor.
2. Test for carry-out from ALU.

If Carry=1, load YD from S bus and shift SR left, bringing in Carry.

If Carry=0, load YD from shifted B bus (shift only) and shift SR left, bringing in zero.

3. Repeat 1 and 2, 32 times.

#### Result

YD=remainder  
SR=quotient

## 10.7 B BUS SHIFTER

The B bus shifter (Sheets 2 through 5) performs all the shift functions indicated by the shift control field of the microformat word, except sign Extension (EXT). For EXT, the B bus shifter is conditioned to the load mode and the sign extension is actually performed on the CPU-C board.

The shift control ROM data bits, RD201-RD231, are decoded by three Read-Only-Memories (ROMs, Sheet 14) in order to condition the integrated circuits forming the shifter to the correct mode for each operation. The table provided in the schematics indicates the information contained in the ROMs.

Generally, the B bus shifter is constructed by using two tri-state 2:1 multiplexors that are wire OR-tied for four bits. One multiplexor provides the Load and Exchange Halfword functions, while the other provides for shifting left or right one position. For bits 16:31, a tri-state buffer is also provided to implement exchange byte. Additional open collector AND/NOR gates are used at bit positions 0, 16, and 31 to control bits shifted into the B bus shifter at the boundary positions.

## 10.8 MNEMONICS

The following is a list of mnemonics found on the CPU-B board. The meanings and 35-768D08 schematic source of each signal are also provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
A001-A311	A bus. A source data bus.	10H
ADD1	Add operation decoded.	14G2
AENHO	Enable for the most significant 8 bits of the A bus multiplexor.	2H1
AENLO	Enable for the least significant 24 bits of the A bus multiplexor.	3N1
AMUXS0	The select input to the A bus multiplexor.	13E9
AMX000	The most significant bit of the A bus multiplexor. The second operand sign bit.	2D6
ASTKS0	Output enable for the A stack latch.	13C8
AWE0	Write enable to the A half of the register stack.	6K5

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
AYDEN1	Enables the A stack address decoding logic to look at the YD field of the Instruction Register (IR).	6C4
AYSDEN1	Enables the A stack address decoding logic to select the general registers or alternate register set.	6A4
AYSEN1	Enables the A stack address decoding logic to look at the YS field of the IR.	6C4
B001-B311	B bus - B source data bus.	Sheets 8,9
BMC001-BMC111	B bus shifter control bits used for selecting the operation to be performed by the B bus shifter.	Sheet 14
BMX000-BMX310	Outputs of the B bus shifter used as the first operand to the ALU.	Sheets 2,3,4,5
BRD200	Buffered RCM data bit 20.	14M9
BRD210	Buffered ROM data bit 21.	14M8
BSTKS0	Output enable for the B stack latch.	8F4
BWEO	Write enable to B stack.	8D1
BYDEN1	Enables the B stack address decoding logic to look at the YD field of the IR.	7C4
BYSDEN1	Enables the B stack address decoding logic to select the general registers or alternate register set.	7A4
BYSEN1	Enables the B stack address decoding logic to look at the YS field of the IR.	7C4
CARRY1	Carry out from the ALU.	2B9
CISR1	Carry in to bit zero of the shift register.	5N9
CLFLR0	Clear the flag register. Clears the flag register for I/O operations if FLR is not the destination.	15N2

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
CLK1B	Basic system clock.	6J1
CLKCC0	Clock condition code. Copies FLR to condition code register.	13E3
CLKPSW0	Clock program status word. Loads status portion of the PSW.	13E8
CNO8111	Carry out from bits 8:11 of ALU.	2C7
CN12151	Carry out from bits 12:15 of ALU.	2A8
CN24271	Carry out from bits 24:27 of ALU.	4C7
CYIN1	Carry in to least significant ALU.	14D1
DCLK0	Destination clock low active.	6H3
DCLK1	Destination clock high active.	6H3
DIN000-DIN310	Data input to register stack.	Sheets 8,9
DIV1	Divide operation decoded.	8G8
DSTOPO	Destination stop. Disables destination clock when required.	6J1
ENBS0	Enable B source. Gates bits 0:15 of SR or all zeros onto the B bus.	12A9
EXBO	Exchange byte. Condition B bus shifter to perform an exchange byte operation.	4C1
FLR281	Carry flag	15N8
FLR291	Overflow flag	15N6
FLR301	Greater Than flag	15N4
FLR311	Less Than flag	15N2
FRSUB1	Force subtract. Changes the mode of the ALU from an add operation to a subtract operation during a multiply.	14J9

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
G0811	Generate out from bits 8:11 of ALU.	2B5
G012151	Generate out from bits 12:15 of ALU.	2B5
G16311	Generate out from bits 16:31 of ALU.	2C8
G24271	Generate out from bits 24:27 of ALU.	4B5
G28311	Generate out from bits 28:31 of ALU.	4B5
GF1R291	Gated overflow flag. Set overflow when false SYNC is detected on an I/O operation.	13E3
GPSWXX1	Gated PSW bits 25, 26, and 27. These bits are forced high when the alternate register set is selected by the microprogram.	13L4
GRD091	Gated ROM data bit 9. RD091 forced high for HPFPP operations.	14B1
GRD101	Gated ROM data bit 10. RD101 forced high for HPFPP operations.	14B4
GRD111	Gated ROM data bit 11. RD111 forced low for HPFPP operations.	14B2
HZERO1	Halfword zero. An all-zeros condition detected on bits 16:31 of the S bus.	15D4
JAMCIO	Jam carry in to ALU decoded.	14B1
LOAD1	The ALU conditioned to the load mode. F=A or F=B.	14G1
LFLRO	Load flag register. The flag register is the selected destination register.	15E9
M1	Mode select to the ALU. Conditions the ALU to the logical mode when high.	14G1
MPCY1	Multiply carry. Carry in to bit 0 of B bus shifter during a multiply.	14G7
MPYO	Multiply operation decoded.	14C9



<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
P08111	Propagate out from bits 8:11 of ALU.	2C5
P12151	Propagate out from bits 12:15 of ALU.	2B5
P16311	Propagate out from bits 16:31 of ALU.	4B8
P24271	Propagate out from bits 24:27 of ALU.	4B5
P28311	Propagate out from bits 28:31 of ALU.	4B5
PSW081:271	The Q outputs of the Program Status Word register.	Sheet 13
RAA00:70	Address bus to the A half of the register stack.	Sheet 6
RBA00:70	Address bus to the B half of the register stack.	Sheet 7
RDXX0	ROM data bits low active.	Sheets 6, 7, 13
RDXX1	ROM data bits high active.	Sheets 6, 7, 13
S000-S310	S bus. Low active outputs of the ALU.	Sheets 2, 3, 4, 5
S001-S311	S bus. Buffered outputs of the ALU.	Sheets 2, 3, 4, 5
SCLK1	Skewed clock. A clock skewed by 50 ns past CLK1.	6J1
SCLROB	System clear. Initialize signal to the B board.	12A1
SHO	Shift. Disables the A bus multiplexor during multiply operations when a shift only is required.	14J9
SHCRY1	Shifted carry. The input to the C flag during shift operations.	15E1
SR00-SR10	The select inputs to the shift register.	12A9
SR001-SR311	Outputs of the shift register.	Sheet 12

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
SSELO	Select line to the input multiplexors of the register stack.	8J9
SUB1	Decoded subtract operation.	14G2
ULSRO	Unload shift register. Selects the SR as the B bus source.	12A1
XRP1	External pullup resistor.	6E1
YD081-YD111	The user destination field of the instruction register.	Sheet 6
YS01-YS031	The user source field of the instruction register.	Sheet 6
ZERO1	All zeros detected on the most significant 16 bits of the S bus.	2N7
ZERRO	All zeros detected on the full 32-bit S bus.	15E4

## CHAPTER 11 CPU-C BOARD

### 11.1 INTRODUCTION

The Perkin-Elmer 3230 CPU-C Board, Part Number 35-769, contains the processor's Location Counter (LOC), Memory Address Register (MAR), and the Memory Data Register (MDR). In addition, the CPU-C contains the MDR adder (or summer) which is used during calculate address for RX2 and RX3 user instructions. The C board also has the Memory Address Translator (MAT) logic which provides memory address relocation and protection.

The functional schematics for the CPU-C board, 35-769D08, should be used as a reference for this chapter.

### 11.2 PROCESSOR MEMORY ADDRESS LOGIC

#### 11.2.1 Memory Address Register (MAR) and Fault Memory Address (ZMAR)

Refer to Sheets 2, 6, 7, 14, 15, and 16 of Functional Schematic 35-769D08 during this discussion.

The MAR is a 24-bit register/counter. The contents of MAR are used for addressing a specific location in memory. If the Program Status Word (PSW) bit 21 is set, the contents of MAR are used by the MAT to generate a new (relocated) address.

MAR is loaded from the S bus when the microinstruction specifies Load MAR (LMAR0) or a Decoded Instruction Read (DIRO), provided MAR Stop (MARSTPO) is inactive. If the microinstruction calls for Increment MAR (IMAR0), the register increments by four. The load or increment occurs on the trailing edge of CLK1C unless Memory Stop (MSTOPO) is active.

The output of MAR (MAR081:311) connects to the program address multiplexors and the ZMAR multiplexors. MAR081:151 are also output to the multiplexors that source SPA081:151 for the MDR adder.

When DIRO is not active, MAR081:311 drive program address lines PA08:31 which feed the program address latch, FPA081:311. These lines also input to the ZMAR multiplexors. The FPA register latches the current processor memory access when the Data Unavailable flip-flop (FDUA0) goes active. The ZMAR multiplexors normally output MAR081:311 on their corresponding ZMAR lines. However, if during a memory access a memory fault occurs (i.e., alignment, MAT fault or uncorrectable error), Enable Interrupt MAR (EIMAR1 and EIMAR0) go active to output the contents of the FPA register to ZMAR lines, and to inhibit the FPA register from latching a new program address. A microinstruction, specifying MAR as a source after a memory fault, Unload MAR (UMAR), retrieves the faulting address from ZMAR via the B bus multiplexors. (Note that the faulting address is the program address unmodified, even if MAT is enabled.) All subsequent MAR reads return the contents of MAR.

MAR081:MAR151 through SPA081:151 and FPA161:311 input to the MDR adder during Calculate Address (CAMA0).

### 11.2.2 Location Counter (LOC)

Refer to Sheets 2, 6, 7, 14, 16, 22, and 23 of 35-769D08.

The LOC is a 24-bit register/counter and its contents always point to the address of the next user instruction to be executed. On an instruction fetch, LOC is used during calculate address. LOC is loaded from the S bus when it is specified as the destination by the microinstruction and Destination Stop (DSTOP0) is not active. In addition, LOC is incremented by 2 when Increment LOC is active during calculate address. The load or increment is performed on the trailing edge of CLK1C.

The LOC outputs, LOC081:301, input to the program address multiplexors and B bus multiplexors. LOC081:151 drive the multiplexors that source SPA081:151 for the MDR adder. Note that LOC311 is not implemented and is forced reset.

### 11.2.3 Program Address Multiplexors (PA MUX)

Refer to Sheets 6, 7, and 16 of 35-769D08

The PA MUX selects either the LOC or MAR outputs. LOC outputs are selected during instruction fetch and calculate address; the MAR outputs are selected at all other times. PA081:311 input to the program address latch. PA081:151 connect to the Process Segment Table Entry (PSTE) comparator and the MAT relocation summer. PA081:201 are used by the program address relocation summer and PA211:311 input to LMA drivers. The segment limit detection involves PA161:201. PA301 is transmitted to the CPU-D board and defines the halfword memory boundaries. PA080:150 are used to select one of 256 Segment Table Entries from the MAT register stack.

#### 11.2.4 Memory Data Register Summer (MDRΣ)

Refer to Sheet 20 of 35-769D08 during this description.

The MDR summer (MDRΣ) is a 24-bit full adder using bits 8:31 of the Memory Data Register (MDR) and the 24-bit PA multiplexor outputs as the numbers to be added. The MDR is used exclusively during calculate address to determine the address displacement of the second operand for RX2 and RX3 instructions. The RX2 and RX3 format instructions require three values to arrive at the program address of the second operand data to complete the instruction. The RX2 format requires that a 15-bit displacement (negative or positive) in the second halfword of the instruction be added to an index value contained in a general register specified by the YS field of the Instruction Register (IR). The result of this addition is then added to the value of the incremented LOC (location of next instruction). This final number is the program address of the second operand. The RX3 format requires that the least significant 24 bits of MDR (represented by the least significant 24 bits of the 48-bit RX3 instruction) be added to an index value contained in the general register specified by the YS field of the IR. The result is then added to a second index value contained in the general register specified by MDR bits 4:7. This final number is the program address of the second operand.

The MDRΣ provides the ability to add three numbers together in a single microinstruction. During an RX2 address calculation, the incremented LOC and the least significant 15 bits of MDR are added and provided as SUM8:31. The MDR data is sign extended at the inputs of the MDRΣ by 2:1 multiplexors and logic on MDR16:1. The MDR during RX2 contains the same data in both halfwords of the MDR. MDR bit 01 represents the sign of MDR displacement data. The state of MDR bit 01 is forced on the adder inputs from bits 16:12. This provides either a negative or positive displacement. The PA multiplexor has the incremented LOC on its outputs. The MDR, when specified as a B bus source during calculate address of the RX2 format, yields the added MDR and LOC. If the RX3 format second operand address is being calculated, the MAR contains the first level index indicated by the YS field of the IR. The first level index and the MDR displacement are added and supplied as the MDR data on the B bus.

#### 11.2.5 Memory Address Bus Drivers

Refer to Sheets 10 and 12 of 35-769D08 during this description.

The memory address bus drivers provide a 24-bit physical address in memory on the LMA080:310 lines. These lines are active if the processor or MAT access the memory. A set of tri-state line drivers is provided for each. On a processor access of memory, ENRPA0 (Enable Regular Path) outputs the program address relocation summer and PA211:311 to the LMA bus. On a MAT access, ENMAA0 (Enable MAT Access) outputs the MAT relocation summer and four gated MAT bits, GMA251:281 to LMA, and LMA290:310 are forced inactive.

## 11.3 PROCESSOR MEMORY DATA LOGIC

### 11.3.1 Processor Memory Data Register

Refer to Sheets 17, 18, and 19 of 35-769D08 during this description.

The MDR is a 32-bit register used by the microprocessor to receive or send data to memory.

Data loaded into the MDR from the MDR data multiplexors may come from two different sources: the S bus when the microinstruction specifies the MDR as a destination, or the Memory Data Sense (MDS) bus during instruction read or memory read operations. The MDR is split into two halfwords: MDH and MDL. Each may be loaded independently. On a fullword read, a fullword of data is loaded into the MDR. On a halfword read, only MDL (MDR161:311) is loaded. For an instruction read on a fullword address boundary, MDS160:310 are loaded into both MDH and MDL. On an instruction read that resides on a halfword boundary, MDR is not loaded. If a second halfword has to be fetched for the instruction, it is loaded into both halves of MDR.

### 11.3.2 Memory Data Multiplexors

Refer to Sheets 17, 18, and 19 of 35-769D08 during this description.

The memory data multiplexors select the data to be loaded into the MDR and the bus from which it is loaded: the MDS bus or the processor S bus. When selecting the buffered MDS bus, the memory data multiplexor can load either the most significant or least significant halfword of MDS into MDRH or MDRL. The MAT status register also may be loaded into the MDRL. This occurs when a microinstruction specifies a memory read operation and Reset Fault (RFAULT) is specified by the microprogram with a MAT interrupt queued. The memory operation must be performed within resident local memory. When these conditions are satisfied, the multiplexors output the MAT status bits EMAT291:311 to the MDR forcing zeros on all other bits.

### 11.3.3 Local Memory Data Bus Drivers

Refer to Sheet 21 of 35-769D08 during this description.

The local Memory Data Bus (MDB) drivers supply the data to be written into memory by the processor. The MDB drivers are connected to the MDS bus, which is a bidirectional data bus used for reading from and writing to memory. The MDB drivers are enabled only during a memory write operation provided that the MAT does not require an access (FMATCY1). Halfword memory write operations from the processor always position the halfword to be written in the MDR (bits 16:31). This data may be written to a halfword or fullword boundary. MDR161:311 drive MDS160:310 on any processor to memory write operation (LWRT0, LHWRT0). To write a halfword to a fullword boundary, LHWRT0 is active to output MDR161:311 to MDS000:150.

## 11.4 MEMORY ADDRESS TRANSLATOR (MAT)

### 11.4.1 MAT Function

When the MAT is disabled, the program address lines (PA081:310) directly address the memory via the local memory bus (LMA080:310). With MAT enabled, the memory location specified by LMA080:310 is the sum of the least significant 16 bits of the program address (PA161:311) and a bias value contained in an entry of the Process Segment Table (PST) in memory.

The PST for a task can consist of a maximum of 256 contiguous double fullwords or entries. Only the first 32 bits of an entry are of significance to the hardware. The starting address of the PST is specified by the Process Segment Table Descriptor (PSTD). The CPU-C board has a PSTD register which is loaded from the MDR on command from a microinstruction - Load PSTD (LPSTD). The PSTD register is implemented in hardware as shown in Figure 11-1.

1862




Figure 11-1 Process Segment Table Descriptor (PSTD)

When the MAT is enabled, the program address is considered to consist of two fields - the segment field and the offset field, as shown in Figure 11-2. With PSTD bits 15:31, PA08:15 are used as an index into the PST to select an entry. The accessed entry indicates if it is private or shared. If private, the Segment Table Entry (STE) contains the starting address of a segment in memory to which the offset field of the PA serves as an index. If PA08:15 is greater than the segment size specified by the PSTD, a MAT fault is generated.

1863




Figure 11-2 Program Address (MAT Enabled)

If the entry is shared, the Shared Segment Table (SST) must be accessed to obtain the STE. The SST can consist of 8,192 double fullwords or entries. The starting address in memory of the SST is contained in the Shared Segment Table Descriptor (SSTD). The CPU-C board has an SSTD register which is loaded from the MDR on command by a microinstruction - Load SSTD (LSSTD). The SSTD is implemented in hardware as shown in Figure 11-3. Before the SST is accessed, the shared segment size in the STD is compared with the PST STE. If SSTD bits 2:14 are less than the STE size, a MAT fault results; if not, the SST is accessed. SSTD bits 15:31 point to the first location in the SST and the STE serves as an index. The STE obtained from the SST points to the segment in memory and PA16:31 index into the segment. Only the first 32 bits of a Segment Table Entry relate to the hardware. An STE, whether private or shared, has the format shown in Figure 11-4. The fields are defined as follows:

Bit(s)

- 0 R - Reference Bit. This bit is set in the STE when the segment is accessed.
- 1 P - Presence Bit. This bit is set when the segment described is present in memory; it is reset when the segment is not present. A reference to a segment that is not present (P=0) results in a MAT fault and the CPU ignores bits 2:31 of the STE.
- 2 D - Dirty Bit. This bit is set by hardware when a Write is to be executed in the segment.
- 3:5 A - Access Mode Bits. The A field specifies the allowed modes of access to the segment. Bit 3, when set, allows read accesses; bit 4, when set, allows write access; and bit 5, when set, allows instruction read accesses. An attempt to access a segment in a mode that is not enabled results in a MAT fault.
- 6, 7 L - Access Level Bits. The L field is used in conjunction with PSW 10 and 11. If the contents of PSW 10 and 11 are greater than or equal to the L field, then access of the segment is allowed. If the contents of PSW 10 and 11 are less than the L field, a MAT fault occurs.
- 8 S - Shared Bit. If the Shared bit is zero, MAT performs the protection and the relocation functions as defined for a private segment. If S=1, the selected segment is shared. In this case, the SRF field of the PST STE is used in conjunction with the address contained in the STD as a byte offset into the Shared Segment Table. The S bit in the Shared Segment Table must be zero for all entries. The contents of the A fields of the PST STE and the SST STE are ANDed to determine the allowed access mode. All other protections and relocations are performed using the data from the SST STE.



10:14 SLF - Segment Limit Field. The SLF specifies the size of the segment. If the SLF is less than PA161:201, a MAT fault results.

15:31 SRF- Segment Relocation Field. The interpretation of this field depends upon the state of the S bit. If S=0 in the PST, the SRF is the bias value of the segment divided by 128, to which the offset field of the program address is added to obtain the physical address in memory. If S=1 in the PST, the PST SRF is the byte offset or index into the SST where the STE for the segment is located. If the PST SRF is greater than the segment size specified by the STD, a MAT fault results. Note that for a shared segment the least significant three bits of the PST SRF must be zero because the SST is aligned on a double fullword boundary. For all other cases, the least significant four bits must be zero as the SRF is the address of a segment aligned to a  $2^{11}$  byte boundary divided by  $2^7$ . As a result, bits 29:31 are not implemented in the hardware.




Figure 11-3 Shared Segment Table Descriptor (SSTD)




Figure 11-4 Hardware Segment Table Entry

In order to eliminate repeated memory accesses to gain a segment entry, the CPU-C board stores the STE in a register stack when it is first obtained. The stack has a capacity for 256 entries. The only other memory access to an entry that resides in the stack would be to set the Dirty bit on a memory write operation if the access mode permits a write.

Two stacks are provided for the Presence bit. The Presence stacks must be set to zero whenever the CPU is powered up or initialized. When the PSTD register is loaded, a Presence stack is initialized to zero. When both stacks are in the process of initializing, the CPU is halted.

#### 11.4.2 Process Segment Table Descriptor (PSTD) and Segment Size Comparator (Sheet 3 of 35-769D08)

The PSTD is loaded from MDR071:311 by Load PSTD (LPSTD0). The first eight bits - the segment size - are compared to PA081:151. An error (EPSTD1) is generated if the program address exceeds the segment size.

Segment Table Descriptor bits STD161:311 are disabled when GETSSTE1 is active. These bits are tied to those of the SSTD and input to the MAT Relocation Summer.

#### 11.4.3 Shared Segment Table Descriptor (SSTD) and Shared Segment Size Comparator (Sheet 4 of 35-769D08)

The SSTD is loaded from MDR021:311 by DCLK1 when a Load SSTD (LSSTD0) is specified. The first 13 bits (the shared segment size) are compared with the Buffered Relocation bits BRF091:211. An error (ESSTD0) is generated if BRF091:211 is greater than the shared segment size when a shared STE is to be accessed.

STD151:311 are enabled on an STE memory access (GETSSSTE0). These connect with those of the PSTD and input to the MAT Relocation Summer.

#### 11.4.4 MAT Relocation Summer and LMA Drivers (Sheet 10 of 35-769D08)

The MAT Relocation Summer generates the memory address for the MAT when an STE must be obtained. The Segment Table Descriptor bits STD151:311 are input to the summer. On a nonshared access, PA081:111 are added to the STD bits. PA121:151 generate Gated Memory Address bits GMA251:281 and are input to the LMA drivers. When a Shared Segment Entry is to be obtained (GETSSSTE0 active), Buffered Relocation bits BRF091:171 are selected for the addition and BRF181:211 assert GMA251:281.

The adder outputs and GMA251:281 connect to the LMA drivers when enabled by Enable MAT Access (ENMAA0A). LMA290:310 are forced inactive.

MAT Program Address bits MPA081:111 are used in decoding the memory that is to be accessed.

#### 11.4.5 Stack Load Buffer (Sheet 8 of 35-769D08)

The buffer is loaded from the buffered Memory Data Bus (MDS lines) with an STE when MAT Cycle (FMATCY0) goes inactive. The buffer has both active and tristate outputs. The latter are enabled by Disable Stack (DISSTK0) when the STE is to be written in the Segment Table Register Stacks.

The following outputs connect to the stack:

- PRES1 - Presence bit
- DIRT0 - Dirty bit
- L01:11 - Access level bits
- SLF01:41 - Segment Limit Field
- SRF081:201 - Segment Relocation Field

The active buffer outputs FSHARED1 and the Buffered Access Mode bits BA01:21 connect to a tristate 2:1 multiplexor and a quad register which stores the bits if the buffer indicates that the PSTE is shared. The stored access bits are ANDed with BA01:21 of the shared STE. ASHARED1 selects the quad-register outputs, and the multiplexor drives SHARED1, A01, A11, and A21 of the stack.

The remaining active buffer outputs are Buffered Relocation bits (BRF091:211) which specify the Shared Segment Table Entry.

#### 11.4.6 Segment Table Register Stacks (Sheet 8 of 35-769D08)

The MAT stacks consist of three 256x9 and two 256x1 Random Access Memories. The two Presence stacks - A stack and B stack - are accessed by AP081:151 and BF081:151, respectively. The remaining stacks are directly addressed by Program Address bits PA080:150. The 256x9 stacks are always selected and the Presence stacks are enabled by A/B Chip Select (ACSO and BCS0). The outputs of the stacks go tristate when Disable Stack (DISSTK1) and A/B Write Enable (AWEO or BWE0) go active. The Presence bit is written to the selected stack by an active write enable. The 256x9 stacks are written into by Write Stack 0 (WSTK0).


#### 11.4.7 MAT Control (Sheet 9 of 35-769D08)

The MAT control determines if the MAT requires a memory access. When a MAT memory cycle is necessary, the MAT control takes care of loading the stack buffer, writing into the stacks, and generating a MAT cycle to memory if the retrieved PSTE is a shared entry.

On initialize or power up (BSCLROA), the MAT is disabled (MATEN1 low) until the PSTD register (LPSTDCK0) is loaded. The MAT is enabled when PSW 21 is set; a privileged memory operation (RD031) is not to be executed and Decoded Enable Clock is inactive. If a segment is not present in the stack or if present and a processor write to memory is to be performed, ENRAPO is gated inactive and ENMA00 active. Figure 11-5 shows the timing waveforms for a MAT cycle to memory.

11-10

1866



47-004 R19

Figure 11-5 MAT Cycles to Memory Timing

ENRAP0 disables the LMA drives of the PA Relocation Summer and ENMA00 enables those of the MAT Relocation Summer. ENMA00 goes to the CPU-D board 35-770 to initiate a memory cycle, and the MAT Read and Set Reference bit (MATRSR0) goes to the memory. The MAT Read and Set Dirty bit (MATRSDO) is sent to memory if the segment is to be written into and a write is permitted.

When FMATCY is set, it disables the MDS drivers to memory and allows FFMATCY to toggle set on the trailing edge of the CLK1 which directly sets FMATCY. Data Unavailable (DUA0) from memory is toggled into FDUA if it is active on CLK0. An inactive DUA0 allows FMATCY and FDUA to toggle reset on the trailing edge of CLK1. FMATCY0 going high toggles the MDS lines into the stack buffer. After FDUA0 goes high, the stacks are disabled (DISSTK1), SHCLK0 is generated and, if the segment is not shared, the stack is written into (WSTK0) from the buffer register. CLK0 then toggles FMATCY reset.

If FSHARED1 is active, GETSSTEO is generated to indicate that another MAT cycle is required.

#### 11.4.8 Program Address Relocation Summer and LMA Drivers (Sheet 12 of 35-769D08)

When the MAT is disabled, PA081:201 are gated through the adder to the LMA drivers. PA211:311 connect directly to the drivers. With the MAT enabled (MATENO), PA081:151 are zeroed to the adder. The Segment Relocation Fields - SRF081:201 and PA161:201 are summed. ENRAP0 enables the LMA drivers. Relocated Program Address bits (RPA081:111) are used in decoding the memory that is to be accessed.

#### 11.4.9 MAT Fault Decode (Sheet 11 of 35-769D08)

On memory references when the MAT is enabled, the protect function comes into play. MAT interrupts (MATFALTO and MAT) are set when a MAT violation occurs. The checks that are made are listed in the table on Sheet 11 - MAT Fault Codes. The fault code is generated by the 8:3-line priority encoder and the code is latched in EMAT291:311. It remains latched until Clear States (CLSTAO) goes active; this also clears the MAT. MATFLTO can also set on a Memory Fault (MFAULT0) and is directly cleared by RFAULT0.

#### 11.4.10 Presence Bit Initialization (Sheet 5 of 35-769D08)

Each of the Presence stacks has its own initialization control. The logic consists of a pair of 8-bit counters that are cleared by BSCLRO. This line also sets FAINCR and FBINCR and their associated J-K registers. With these registers set, Write Enable (AWEO and BWE0) and Chip Select (ACSO and BCS0) to the stacks go active. FAINCR1A and FBINCR1A select the output of the counters as the address (APA081:151 and BPA081:151) for their stacks. ACP1 and BCP1 increment the counters on the trailing edge of CLK1 until a carry is generated. At this time, A11 is allowed to toggle the first set of J-K registers reset and A/BWE0 and A/BCS0 are disabled and directly clear their respective FA/BINCR.

If neither stack is selected, the A stack is chosen when LPSTD1 goes active and generates APE1 to permit the first J-K to be toggled set and the A counter to be loaded from MDR080:150 by ACP1. The A stack remains selected while a new task is loaded in the PSTD. LPSTD1 now activates BPE0, allows the first J-K of the B stack logic to be toggled set, and enables the J input of FAINCR. BPE0 permits the B counter to be loaded from MDR080:150 by BCP1 and A1B11 toggles FAINCR set; the A stack then initializes. When both stacks are being initialized, MATSTOPO is generated to halt the processor.

#### 11.4.11 Local/Shared Memory Detection (Sheet 13 of 35-769D08)

The chosen strapping option is a function of shared memory. The strapping shown is for no shared memory. RPA081:111 are generated by the Program Address Relocation Summer and MPA081:111 by the MAT Relocation Summer. If Processor to Shared Buffer Controller (PSBCO) is active, it indicates a shared memory access by the processor. If MAT to Shared Buffer Controller (MSBCO) is active, it indicates a shared memory access by the MAT.

#### 11.5 B BUS MULTIPLEXOR

Refer to Sheets 22 and 23 of 35-769D08 during this description.

The CPU-C B bus multiplexor supplies the data contents of the register specified by the microinstruction B source field. The B bus multiplexor is capable of driving the B bus from the following four sources: memory data register (processor MDR), memory address register, location counter, and the memory data register adder output. The memory data register adder output is used only during the calculate address sequence of instruction reads. The MDR data contents may be sign extended from bit 16 of the MDR. The state of MDR 16 is propagated through to MDR bit 00. This is used for halfword reads from memory where MDR bits 0:15 are undefined. LOC is a 24-bit source. Bits 0:7 and bit 31 are forced reset by the B bus multiplexor when LOC is specified as the source. The MAR is a 24-bit source. Bits 0:7 are forced reset by the B bus multiplexor when the MAR is the specified source. When the MAR is the source under special conditions, the fault memory address register (ZMAR) contents are used instead of the MAR.

## 11.6 MNEMONICS

The following is a list of the mnemonics found on the CPU-C board. A brief description and the schematic source of each signal are provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
A01:21	Access mode bits	8B9
A1B11	Pulse generated from the AND of CLK1 and SCLK1	3H6
ACP1	A presence stack clock	5M3
ACTR080:150	A presence stack counter output	Sheet 5
ALGNO	When low, a memory alignment fault has occurred. This fault may be caused by a fullword access to a halfword address or a halfword access to a byte address.	15F8
APA081:111 APA121:151	Program address bits for the A presence stack	Sheets 6 and 7
APE1	A presence stack counter load enable	5H2
ASHAREDO	Shared bit of auxiliary register	8A5
ASHRD1	Second buffered shared bit	8C9
AXRP1	1 k ohm resistor connected to P5 - used to give noise immunity to unused inputs.	4R6
B001:311	Second operand data (B bus) from the CPU-C board - RD bits 24, 25, 26, and 27 determine the specific source register. The source registers may be: Location Counter (LOC), Memory Data Register (MDR), Memory Address Register (MAR), or Fault Memory Address Register (ZMAR) and the adder output of the MDR (SUM). The MDR may be sign extended from bit 16:00.	Sheets 22 and 26
BA01:21	Access mode bits of stack buffer	8C3
BCLRO	B net of system clear	3L7

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
BCP1	B presence stack clock	5M9
BCS0	B presence stack chip select	5M6
BCTR080:150	B presence stack counter output	Sheet 5
BPA:081:111 BPA:121:131	Program address bits for the B presence stack	Sheets 6, 7
BPE0	B presence stack counter load enable	5N8
BRF091:211	Segment relocation field bits - active outputs of stack buffer register	Sheet 8
BWE0	B presence stack write enable	5M5
CAGDIRO	Calculate address gated decoded instruction read	14F2
CAMA0	Calculate memory address signal from CPU-D during calculate address that controls the output of the PA multiplexor - during RX2, LOC is added to the MDR. During RX3, when CAMA0 is low, the MAR (first) level of index is added to the MDR.	14B2
CLK1	Buffered output of CLK1C, system clock - this clock is to synchronize the CPU-C logic to the rest of the processor.	5N3
CLK1C	The CPU-C net of system clock generated on the CPU-D	3G4
CLRA0	Clear auxiliary register	11N2
CLSTA0	Clear MAT status (fault) register	11N4
CWRO	Change write to a read memory operation - this signal is generated after any memory fault (MAT, MPE, or ALGN) and prevents any further access until error recovery starts.	11N5
DCLK1	Destination clock - DCLK1 allows a selected destination on the CPU-C to be loaded; similar to CLK1, except no clock is generated during DSTOP.	3H7



<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
DENCLKO	Decoded enable clock	15D8
DEXBO	Decoded exchange byte - RD decoding of exchange byte supplied by the CPU-A	19K6
DEXT0	Decoded sign extension - RD decoding of MDR sign extend; if not inhibited by the calculate address sequence, the state of MDR16 is propagated through to MDR00.	22F8
DIR	Decoded instruction read - RD decoding of instruction read used to control PA multiplexors (when low selects the LOC contents) and loading of the MDR during calculate address	4H6
DIRTO	Dirty bit - tri-state output of stack buffer register	8B3
DISA1	Disable A byte - enables loading of MDR bits 8:15. This signal is also used to inhibit loading the most significant byte of the least significant MDR half-word.	19R6
DISB1	Disable B byte - enables loading of MDR bits 0:7. This signal is also used to inhibit loading the most significant byte of the MDR most significant halfword.	19R6
DISEXT0	Disable MDR sign extension - signal from CPU-D during calculate address to inhibit RD implied MDR sign extend	22G8
DISSTK1	Disable stack	9R5
DRD1	Decoded data read - RD decoded memory data read (memory data read, not instruction read). This signal is used to help define when to clear a fault.	15B8
DSTOPO	Destination stop - this is used to control whether to allow a clock to occur and thereby load a selected destination.	3H4
DUA0	Data unavailable - line from memory	9J3
EAL	Error of access level	9G8

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
EEDCLKO	Even EDMA memory data register clock - signal from the CPU-D that, on the positive transition, loads the data from either the local memory or from the EDMA.	11M1
EIMARO	Enable interrupt MAR - this signal, when low, indicates that a memory fault has occurred and that the fault address may be read. The output enable of the normal MAR is disabled and the ZMAR is enabled. Reading the fault address resets the EIMAR flip-flop allowing the MAR to be read.	15E4
EMAT291:311	MAT code fault bits	11M6, 11M8, 11M9
ENMAAO	Enable MAT LMA drivers - also indicates MAT access to memory	9G5
ENPARO	Enable MAT relocated LMA drivers - when inactive on a PMEM, it indicates a MAT access of memory	9G4
EP241	Execute protect bit 24 - this bit, when active, indicates that the current memory segment selected causes a MAC interrupt if used for program execution.	4N5
EPSTD1	Error - process segment size	3B9
ESLF1	Error of segment limit field	9L7
ESSTD0	Error - shared segment size	4C9
EXB0	Exchange byte - when low, an exchange byte occurs on the least significant halfword on the B bus (bits 16:31).	19R7
FAINCR1	A presence stack increment flip-flop	5N2
FBINCR1	B presence stack increment flip-flop	5N7
FDIRTO	Dirty bit of stack buffer register	8A3
FDUAO	Data unavailable from memory flip-flop	9L2
FFMATCY	Auxiliary MAT memory cycle flip-flop	9M3
FMATCY	MAT memory cycle flip-flop	9K3

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
FNCEO	Flop output of noncorrectable error - signal is generated on the CPU-D. It is an indication that a double-bit error has occurred.	6B8
FPA081:151	Program address register bits - stores 8 bits of PA on a memory fault	Sheet 15
FPACK1	Clock for FPA register	15J5
FPRES1	Presence bit of stack buffer register	8A3
FSCLK	Skewed SCLK flip-flop	9A4
GDIRO	Gated decoded instruction read - controls steering of PA multiplexor during calculate address	3N9
GETSSTEO	Get shared segment table entry	9N6
GEXT1	Gated MDR sign extension - when active, causes the state of MDR16 to be propagated to MDR00	22F7
HALTO	Halt processor - DMA request queued or memory is busy	9G2
ILOCO	Increment location counter - generated on CPU-D during calculate address	2N6
IMAR	Increment MAR	2L1
JAMDIRTO	Jam dirty bit into stack buffer register	19E6
JAMSHRD1	Jam shared bit into stack buffer register	19E6
L01:11	Access level bits	8D3, 8E3
LHWRT0	Local halfword memory write - used to gate least significant halfword to local memory for halfword memory write	21A8
LLOCO	Load location counter - RD decoding specifying the location counter as a destination	23C8

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
LMA080:310	Memory address data line - this is the physical address presented to memory.	Sheet 25
LMARO	Load memory address register - RD decoding of MAR as a destination register	23C7
LMDR0	Load memory data register - RD decoding of MDR as a destination register	23C7
LOC081:301	Location counter output lines	Sheet 2
LPSTD0	Load process segment table descriptor	3L1
LPSTDCK0	Load process segment table descriptor clock	3M1
LSSTD0	Load shared segment table descriptor	4L5
LWRTO	Local memory write enable - gates the selected inputs of the 2:1 multiplexor onto the MDS bus	21A1
MAR081:311	Memory address register data output lines	Sheet 2
MARSTPO	MAR stop - generated on CPU-D during calculate address of RX squared (RXRX) format. This signal allows the MAR to be loaded with DSTOP active.	2A1
MATO	MAT interrupt	11N4
MATEN1	MAT enable	9D2
MATRSDO	MAT read and set dirty bit	19E8
MATRSRO	MAT read and set reference bit	9J5
MATSTOPO	MAT stop	5K3
MCLK1	System clock gated by memory stop (MSTOP)	5L1
MDHLK0	Memory data register high clock - data on the inputs of MDR bits 00:15 are latched on the positive transition of clock.	17R1
MDHSA1	Memory data register multiplexor steering signal - select data input to MDR bits 00:15	17M1

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
MDLCKO	Memory data register low clock - data on the inputs of memory data register bits 16:31 are latched on the positive transition of clock.	18R1
MDLSA1	Memory data register low multiplexor select line - selects the type of data input to the memory data register bits 16:31	15B1
MDR000:311	Memory data register data output lines	Sheets 17, 18, 19
MDRΣO	Memory data register sum output select	23B2
MDS000:310	Memory data system bidirectional data lines - data either to be written to or read from local memory	Sheet 16
MDSBO	Memory data register multiplexor select generated by CPU-D - selects type of data to be loaded into the MDR	18D1
MEMSAO	B bus multiplexor enable for CPU-C	22G2
MEMSBO	source registers	22G3
MFAULTO	Memory fault - indicates that a memory fault has been queued because of a non-correctable error, MAT interrupt, or alignment fault	15A6
MPA081:111	MAT program address bits	Sheet 13
MSBCO	MAT to shared buffer controller	13F4
MSELB1	B bus multiplexor select line	23B2
MSTOPO	Memory stop - used to inhibit system clocks while the memory system is busy or data is unavailable	3G4
PA081:311	Program address multiplexor outputs - the outputs reflect the contents of the location counter during calculate address or the contents of the MAR at any other time.	Sheets 6, 7 and 14
PMEM1	Processor memory operation request	9G2

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
PRES1	Presence bit - tri-state output of stack buffer register	8B3
PSBC0	Processor to shared buffer controller	13F2
PSEL1	Processor selected - generated by the CPU-D when memory address and data are relevant to a processor as opposed to an EDMA memory cycle	9A3
PSW10 PSW11	Program status word bits indicating access level of the processor	9A8, 9A7
PSW211	Program status word bit 21 - this is the relocation/protection bit of the PSW that enables the MAC.	9A2
RD00:03	Memory control field of microinstruction	Sheet 4
RD150	ROM data register bit of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	23A5
RD240	ROM data register bit of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	22B2
RD001:041	ROM data register bits of the microinstruction word - the RD bits control all processor level functions.	3A6, 3A1, 3A7, 16B2
RD261	ROM data bit 26	23B2
RD051	ROM data register bits of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	16B2
RD121:141	ROM data register bits of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	23A6, 23A7
RD161	ROM data register bits of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	22B2

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
RD251:271	ROM data register bits of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	22B1, 23B1
RD271A	ROM data register bits of the microinstruction word - the RD bits control all processor level functions. They do not control EDMA or memory refresh.	23B1
READ1	Read but not read and set	11D7
RFAULT0	Reset fault - used to clear memory fault conditions	11N3
RPA081:111	Relocated program address bits	Sheet 13
S001:311	S bus data output from the CPU-B	Sheet 13
SCLROC	Systems clear CPU-C net	3L4
SHCLK0	Shared clock	9N3
SCLK1	Skewed CLK1 clock	3H5
SHARED	Shared bit of stack	8B9
SLF01:41	Segment limit field bits	8E3, 8G3
SPA081:151	Program address bits	Sheet 16
SRF091:201	Segment relocation field bits - tri-state outputs of stack buffer register	Sheet 8
STD151:311	Address field of segment descriptors	Sheets 3,4, 10
SUM081:311	Outputs of adder used during calculate address to resolve effective address of RX2 and RX3 formats. The contents of MDR and LOC (RX2) or the MDR and MAR (RX3) are added together. The resulting data is available on the B bus as the MDR data.	Sheet 20
ULOC0	Unload location counter - RD decoding of location counter as the B bus source register	22F1

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
UMAR	Unload memory address register - RD decoding of the MAR as the B bus source register	22H2
UMDRO	Unload memory data register - RD decoding of MDR as the source register	22G2
WSTKO	Write into segment table register stacks	9N3
XRPA	Pull-up terminations for unused inputs to provide noise immunity	3K1
XRPB	Pull-up terminations for unused inputs to provide noise immunity	3E1
XRPC	Pull-up terminations for unused inputs to provide noise immunity	5M8
XRPD	Pull-up terminations for unused inputs to provide noise immunity	6D8
XRPF	Pull-up terminations for unused inputs to provide noise immunity	7A1
XRPG	Pull-up terminations for unused inputs to provide noise immunity	14L9
ZMAR081:311	Output of a 2:1 MUX-ZMAR is the contents of the FPA register on an MFAULT0; otherwise, it is the contents of MAR.	Sheet 15



## CHAPTER 12 CPU-D BOARD

### 12.1 INTRODUCTION

The Model 3230 CPU-D Board, Part Number 35-770, contains the processor clock control, processor-to-memory logic, and memory control. It also has the EDMA protocol control, EDMA transceivers, EDMA-to-memory contention and mode logic, EDMA address and data registers, and the memory bus logic. In addition, the board includes the user's instruction and auxiliary instruction registers, instruction ROM format, calculate address logic, source, destination, and E field decoders, the repeat counter, input-output control, S bus buffers, and B bus multiplexors.

### 12.2 PROCESSOR AND MEMORY TIMING SIGNALS

Processor timing signals are derived from a 2-stage Johnson counter (Sheet 9) whose sequence is modified by the skip logic when memory is accessed. The two J-K flip-flops of the counter and the two D flip-flops of the skip logic are initialized by A System Clear (ACLRO) on power up/down. OSC0, a 20 MHz square-wave, is the buffered output of a crystal oscillator and the toggle input for these flip-flops. Clock (CLK) and Skew Clock (SCLK) are each a buffered output of the Johnson counter. A1B1 is a decoded state of the counter.

When memory is not being accessed, the J input of FA is a function of the state of the FB flip-flop, and CLK and SCLK are square-waves of a 200 ns period (refer to Figure 12-1). A1B1 is active for 50 ns.

When memory is accessed, the processor timing is modified by the skip logic to accommodate the memory cycle. Figure 12-2 shows the waveforms of a processor-to-memory operation when no cache exists.

A memory cycle is started when the processor activates an Early Read Line (LERO or SERO, Sheet 4). In response, the memory enables and then disables the Data Unavailable line (DUA0). DUA0 must be brought low before the trailing edge of CLK1, and when DUA0 is brought high by the memory, it must do so again before the trailing edge of CLK1. In addition, on the first falling edge of CLK1 after ERO, memory enables the Memory Busy line (LMBSY0 or SMBSY0) if memory has not completed its cycle at that time. The basic memory cycle without cache is 500 ns.




Figure 12-1 Processor Timing - No Memory Access

All memory, whether local or shared, has the same address and data bus. Local ERO (LERO) and Shared ERO (SERO) determine which memory is to be accessed.

A processor-to-memory operation (PMEM1) is decoded on Sheet 4 after the falling edge of CLK1. If no EDMA memory access is pending and the memory is not busy (HALTO high), the J-input of FA is now also controlled by FER0. An inactive FER0 and HALTO and a decoded PMEM1 inhibits the Johnson counter from changing state for an interval of 50 ns - the period of the crystal oscillator. FER1 enables the LERO line (assume shared memory does not exist) nominally 25 ns before the rising edge of CLK1. The memory now enables DUA0 and, if no cache exists, DUA0 remains low until after the trailing edge of CLK1. On this edge, FDU A and FDUSKP are toggled set (Sheet 4) and the memory asserts the LMBSY0 line which brings HALTO down. With FDUSKP set, FER0 again controls the J-input of FA and causes the Johnson counter to remain in the reset state for an additional 50 ns. Before the trailing edge of CLK1, the memory removes DUA0, and FDU A and FDUSKP toggle reset on this edge. If DUA0 is not removed, FDU A remains set but FDUSKP toggles reset and further skips are prevented for this memory cycle.

Normally, LMBSY0 is removed on the CLK1 falling edge following the removal of DUA0. Memory can maintain LMBSY0 active if it is not ready to accept another memory access in the following clock cycle or whenever it must perform a refresh operation. For refresh, no skips are performed.

Figure 12-3 shows the waveforms for a memory read access on a cache hit. Here, only one skip is performed, DUA0 is deactivated before the first CLK1 trailing edge after LERO, LMBSY0 is not asserted for this memory operation, and FDU A and FDUSKP never toggle set. Note also, in both Figures 12-2 and 12-3, that MDHCLK0 and MDLCK0 (Sheet 7) toggle the data into the processor's memory data register on a memory read operation.




Figure 12-2 Processor Timing - Processor-To-Memory Access - No Cache




Figure 12-3 Processor - Processor-To-Memory Access - Cache Hit

### 12.3 PROCESSOR MEMORY OPERATION DECODE

Processor-to-memory operations are decoded from the memory control field of the microinstruction, RD00:03. Table 12-1 lists the operations specified by these bits.

TABLE 12-1 RD BIT OPERATIONS

RD BIT				OPERATION
00	01	02	03	
0	0	0	0	No Action
0	0	0	1	DW1 - Data Write Byte
0	0	1	0	PW2 - Privileged Write Halfword
0	0	1	1	DW2 - Data Write Halfword
0	1	0	0	TEL - Data Write Byte, No ECC
0	1	0	1	ENACLK - Enable Destination Clocks
0	1	1	0	PW4 - Privileged Write Fullword
0	1	1	1	DW4 - Data Write Fullword
1	0	0	0	Undefined
1	0	0	1	RAS - Read and Set
1	0	1	0	PR2 - Privileged Read Halfword
1	0	1	1	DR2 - Data Read Halfword
1	1	0	0	REL - Read Error Logger
1	1	0	1	IR - Instruction Read
1	1	1	0	PR4 - Privileged Read Fullword
1	1	1	1	DR4 - Data Read Fullword

Microinstructions are clocked on the trailing edge of CLK.

Decoded Memory (DMEM) is generated from RD00:03 on Sheet 4. Processor-to-Memory (PMEM) is asserted by DMEM0, a gated decoded instruction read (GGDR0), second part of instruction read (2IR0), gated second instruction read (GSIR0) or calculate memory address read halfword (CMR20).

Memory operations are more finely resolved on Sheet 6 where the result of the decoding is latched in a pair of quad-D registers. On power up/down, the registers are initialized reset by D System Clear (DCLRO). Latching is done on the leading edge of CLK1E and the clocking is inhibited if Processor Data Unavailable (PDUA0) is active. PDUA0 is always enabled/disabled on the trailing edge of CLK.

The quad registers store the following information about the memory access: Both Instruction Read (FBIR), Odd Instruction Read (FOIR), Even Instruction Read (FEIR), Read (FRD), Even Data (EVDAT), and fullword data. Instruction read accesses are contained in Set Calculate Address Part 1 (SCAP11), which is a function of GDIR0 and inhibited by ROM Stop (RSTOPOA). A Read operation is an active RD001 or CWRO - change write to a read. A write is the complement of the read, provided the Instruction Register flip-flop (FINRO) is reset. Fullword data is signaled when RD011 and RD021 are both active and halfword data is signaled when either of these bits is inactive. CMR20 and DMEMO serve as a gate enabling function.

On instruction reads and halfword data operations, program address bit 30 (PAR30) indicates whether or not the instruction to be fetched or the halfword data operation is on a fullword address boundary. If the instruction lies on a fullword boundary, FBIR is toggled set and a fullword is accessed. The first 16 bits of the readout are loaded in the instruction register and the second 16 bits are loaded in both halves of the Memory Data Register (MDR). If the instruction resides on an odd boundary (PAR 301 active), FOIR is toggled set, the halfword is accessed, and the second Instruction Read flip-flop (FSIR) is set on the trailing edge of MCLK0. The accessed 16 bits are stored in the instruction register and, if the instruction is not of a short-format (RR0 inactive), GSIRO is generated and FEIR is toggled set on the next available CLK1E. The even halfword is accessed and loaded into both halves of the MDR. If the instruction fetched from the odd halfword is a short (16-bit) format (RR0), FEIR and GSIRO are not enabled and memory is not accessed.

On a halfword data operation that is to be executed on a fullword address boundary, EVDAT gets set. For a halfword read, memory bus data bits 00:15 are loaded into 16:31 of the MDR, and for a halfword write, bits 16:31 of the MDR are asserted on memory data lines 00:15.

Outputs of the quad-D registers and their logical combinations generate Fullword (FW) and Read Fullword (RDFW). Gated Read (GRD) is generated from FRD when PDUA1 is active or HALTO is high.

## 12.4 LOCAL/SHARED MEMORY

Local and shared memory are accessed over the same memory address and data buses. An access is initiated by activating an ERO line. Each memory has a dedicated ERO line - Local ERO (LERO) and Shared ERO (SERO), Sheet 4. In addition, each memory has a dedicated busy line - Local Memory Busy (LMBSY0) and Shared Memory Busy (SMBSY0) controlled by the respective memory. The Data Unavailable (DUA0) line is common to both.

LERO and SERO (Sheet 4) can be activated by the processor, the Memory Address Translator (MAT), or by an EDMA device.

## 12.5 PROCESSOR-TO-MEMORY

Figures 12-2 and 12-3 show the waveforms for a processor-to-memory operation with and without cache. All processor accesses are to local memory unless Processor to Shared Bank Controller (PSBC0), Sheet 4, is active. On a processor-to-memory operation (PMMEM1), if an EDMA bus operation is not pending (HALT0 high), the Enable MAT Access (ENMAAO), PSBC0, and LMBSY0A lines are inactive, and LERO is pulsed low by FER1 if the Change Write to Read line (CWRO) is high. If PSBC0 is active, SERO is gated low by FER1. In either case, if CWRO is low, no ERO can be sent.

If the processor must perform a MAT access of memory, ENMAAO active inhibits the CPU path to the ERO lines and enables the MAT path. Here again, PSBC0 determines whether LERO or SERO is to be gated.

Before an ERO line is pulsed, the processor has output the memory address and, in the case of a write into memory operation, the memory data. On a write to memory, DAWT1 has been decoded and the write line (WRTO) enabled. In addition, Load Write (LWRTO), Sheet 7, outputs the memory data bits of the MDR to their respective MDS lines. For an even data halfword write (EDAT1), Load Halfword Write (LHWRT0) steers MDR bits 16:31 to MDS00:15.

For a processor read from memory, MDSB0, MDHSA1, and MDLSA1 (Sheet 7) steer the readout into the appropriate half or halves of the MDR. Memory Data Register Low Clock and High Clock, (MDLCK0 and MDHCLK0) toggle the MDR halves as a function of A1B11. MDR is loaded on the rising edge of MDLCK0 and MDHCLK0. MDHCLK0 pulses low for an RDFW, FBIR, or FEIR, and MDLCK0 during an FEIR or GRD. Note that the MDR clocks are present until FDU A is reset. When FDU A resets, the memory operation decode register changes state and disables the MDR toggles.

Periodically, the memory requires time to perform a refresh which is under the control of the memory logic. The memory cycle-steals a refresh cycle by asserting its memory busy line. As long as a busy line is active, no access to memory is attempted.

A local memory access to a cache-equipped memory is initiated as for a memory without cache; that is, ERO is generated as previously described, and memory asserts DUA0 in response. On a cache hit, memory removes DUA0 before the trailing edge of CLK1 when ERO is enabled. Refer to Figure 12-3 for timing waveforms. As a result, neither the FDUA nor FDUSKP flip-flops toggle set and the skip logic functions only once during this access. Cache readout is valid on the trailing edge of CLK1. Data is clocked into the MDR and/or IR as described above. Note that whether or not the access results in a cache hit, A1B11 always clocks the MDR on the first CLK1 for as long as PDUA0 is held active.

## 12.6 PROTOCOL LOGIC TO ACQUIRE THE EDMA BUS

Bus occupancy on the EDMA is controlled by the EDMA Protocol Logic. Figure 12-4 shows the signals and nominal timing generated by the logic in response to a request for bus occupancy. The Extended Request (XREQ0) line, common to all devices on the EDMA, is activated by a device that wants to use the bus. An active XREQ0 results in a QUE0 which queues and synchronizes the requesting EDMA device to the protocol timing. Transmit Priority Chain (TPCO) is then sent. TPC0 is connected to each device in a daisy chain fashion. A device that has not been queued sends TPC0 to the next device on the bus. A queued device does not transmit TPC0. The EDMA device that has captured TPC0 now must activate the Local Memory Request line (LMREQ0) if it desires access to local memory; otherwise, the access will be interpreted as that for shared memory. The device that has captured TPC0 is granted the EDMA only when the Start of Transmission (SOT0) signal is received from the protocol logic. When the device is finished with the bus, it signals the protocol logic by sending an End of Transmission (EOT) signal, not shown in Figure 12-4.

The protocol logic is found on Sheet 6. It is separated into two parts:

1. Three flip-flops (two D and one J-K) toggled by an LC oscillator, and
2. A quad-D register connected as a ring counter that is toggled by a separate L-C oscillator.

1681




Figure 12-4 EDMA Protocol



Each oscillator is adjusted for a nominal 60 ns period. Figure 12-5 contains the waveforms for the protocol logic.

On power up/down, the C net of System Clear (CCLR0) inhibits the upper oscillator and forces the two D flip-flops clear. System Clear (SCLR1) (Sheet 8) forces FPC reset through Reset C (RESCO). This initialized state inhibits the lower oscillator and holds the quad-D register cleared. In the idle state, the clock inputs to all registers are low.




Figure 12-5 EDMA Protocol Logic Waveforms

On XREQ0, the forced clear is removed from the D flip-flops, and the upper oscillator is enabled. On the first rising edge of the buffered output of the oscillator, QUE0 is enabled and terminated on the next rising edge and the enabling of the lower oscillator starts. The next falling edge sets FPC which gates TPC0. FPC0 disables the upper oscillator, forcing the D flip-flops reset and removes the low from the clear inputs of the quad-D register. This register also changes state on the rising edge of the buffered oscillator output. TPC0 is disabled when FPF is set. SOTO is gated when FPG is set and terminated by the cleared state of FPH.

The protocol logic returns to the idle state when RESCO goes active. RESCO (Sheet 8) is pulsed low by the protocol oscillator (PROSC1) during the interval when FPG is set and FPD reset. A reset FPC disables the lower oscillator, holds the quad-Ds cleared, and allows another protocol sequence to start if XREQ0 is active.

The width of TPC0 is increased if an EOT has not been received in response to the previous SOTO to clear FEOT (Sheet 8). Hold Start (HOST1) inhibits the transmission of SOTO (Sheet 8) if a burst mode to local memory is being executed; or if an EDMA device is waiting for an answer from memory [(FLADR+FLADRA)•FERD+DMASEL•FERD+ENACSC].

Test points are available for maintenance and factory use.

P5 pull-up resistor = TPH, TPC, TPE, and TPF  
GRD = TPD

#### NOTE

TPC and TPD are normally strapped.

### 12.7 EDMA BUS TRANSMISSIONS

When the selected device has received an SOTO, it must output an address and a memory control field followed by a Load (LOAD0) pulse. If the access is a read from memory, LOAD0 is accompanied by an End of Transmission (EOT). If the access is a write, EOT is not sent with the address LOAD0; rather, after the address, the device outputs a halfword of data followed by a LOAD0. On a halfword write, an EOT is sent with this LOAD0. However, on a fullword write, an EOT is not transmitted until the device outputs the second halfword, and then outputs a LOAD0 with EOT. (Refer to Figure 12-6).

When a memory outputs a halfword readout, it also sends two bits to identify the responding memory, a parity error bit, and a memory malfunction bit. This is followed by an Answer (ANS0) pulse. On a fullword read, another halfword is sent, also followed by an ANS0.

1871




Figure 12-6 EDMA to Memory

## 12.8 EDMA TO MEMORY

An EDMA request to memory is indicated by XREQ0 (Sheet 2) which is activated by the EDMA device (refer to Figure 12-7) and directly sets FMREQ. The state of FMREQ is synchronized by the edges of A1B11 (Sheet 2) and the double-ranked quad-D registers to the processor timing. On synchronization, HALT is generated to prevent the processor from accessing local memory on the next available memory cycle. When the device is granted the EDMA bus via SOTO, FSOT is set and generates LDMALO (Load EDMA MAR) (Sheet 7) and enables the ILDMAO (Increment or Load MAR) gate. FSOT also enables the D input of FLADR (Load EDMA Address Register) (Sheet 2).

The EDMA transceivers, memory address register (EDMAR), the data register (EDMA MDR), LMA bus drives, and the data bus logic are found on Sheets 15-18.

FLADR sets on the leading edge of LOAD0. ILDMAO goes high to load the memory address; HOST1 goes active; and the memory control field (DMA15:17) is loaded into the D registers (Sheet 5). In addition, the state of FLADR is synchronized to the processor timing. If the stored DMA15:17 bits indicate a read from memory (FERD1), the trailing edge of SCLK1 enables DMASEL if memory is not busy. The decision to select DMA to local memory (DMALM1) or DMA to shared memory is determined by the FLMRQ0 state which was set by SOTO. A low FLMRQ0 is an EDMA to local memory and a high to shared memory. However, if a read of memory is not indicated (FERD0), EEDCLK0 (Even EDMA Data Clock) is low (FLADRA0 inactive), and/or if a halfword write is to be performed (FEFW0 and DL301D), OEDCLK0 (Odd EDMA Data Clock) is low (Sheet 7). The leading edge of the LOAD0 for the first halfword of data sets FLDARA (Load EDMA Data A) and the data loaded into the EDMA MDR and FLDARA0 keeps HOST1 active. The state of FLDARA is also synchronized to the processor clocks for a write halfword. On synchronization, DMASEL would be asserted on the trailing edge of SCLK1 if the memory is available.

If the EDMA request is neither a read nor write halfword, a fullword write is indicated (FEFW1). With EDMA Fullword Write (EFWRT1) active, OEDCLK0 is low. On the leading edge of the second data halfword LOAD0, FLDARB toggles set and OEDCLK0 clocks the data into the lower half of the EDMA MDR. The state of FLDARB is synchronized to the processor timing. On synchronization, DMASEL1 is asserted on the falling edge of SCLK1 if the memory is available.

When DMASEL1 goes active, the skip logic comes into play to modify the processor timing as described in Section 12.2. DMASEL1 and DMBZY1 (the latter on Sheet 2) perform the first skip; FDUSKP1 and FER0 perform the second skip.

For a write operation, DMASEL1 and FERD0 enable WRTO to memory (Sheet 4) and DMAWRTO (Sheet 7) to output the EDMA MDR to the memory data bus (Sheet 7). An EDMA halfword operation to memory is signaled by DMAHWO (Sheet 5).




Figure 12-7 EDMA to Memory - Halfword Read

For a read operation, FERD1 and FERDOA (Sheets 17 and 18) steer the MDS. This data register is loaded on the trailing edge of CLK1D during DDUA1 (DMA Data Unavailable) via EEDCLKO and OEDCLKO (Sheet 7) lines to the EDMA MDR input.

CLSO is asserted immediately after DMASEL1 goes high by DMBZY1, FB0, and FSCLK1 (Sheet 2). CLSO directly clears FMREQ, FSOT, and the LMRQO latch. This signal also gates CLADO (Clear Address and Data flip-flops) (Sheet 7) to clear FLADR, FLDARA and FLDARB if a Burst Read (BRTRD0) is not being processed.

On an EDMA read, the memory to EDMA control logic (Sheet 5) (Figures 12-7 and 12-8) will transmit the readout to the EDMA device. The output of the 5-input NOR gate is normally low. It goes high for an EDMA read (FERD1) but not a burst mode (BRST1) during an active DDUA0. At this time (CLK1), the J-K flip-flop sets to generate ENOSCO (enable oscillator). The set state also removes the low clear on the 3-stage Johnson counter. ENAOSCO starts DOSCO (DMA Oscillator) (Sheet 3) and enables the transceiver via ENLANDO for ANSO. The state of the Johnson counter and the steering logic on Sheet 8 generate EMDENB0 (Even Data Enable), OMDENB0 (Odd Data Enable), and DANS1 (DMA Answer). DANS1 drives the ANSO line of the transceiver. The transceivers that transmit the answer to the EDMA are enabled by ENXCVRO.

1688-1




Figure 12-8 LM to EDMA Answer - Fullword Read

For a fullword read, EMDENB0 is activated when FDA sets and DANS1 is activated by FDB1. These signals terminate when FDC sets; this enables OMDENB0. DANS1 is again enabled when FDA resets. Both OMDENB0 and DANS1 are disabled when FDB clears.

For a halfword read from an even memory address boundary, EMDENB0 outputs the data to the EDMA device. On a halfword read from an odd boundary, OMDENB0 enables the data to the EDMA bus.

The oscillator is stopped by logic that examines the memory mode of operation and the state of the counter. For a halfword or fullword read, ENOSCO is driven high when the last ANSO pulse is disabled. The J-K flip-flop that disables ENOSCO clears the J-K that began the sequence. The reset state of this J-K initializes the counter and the last J-K is forced to the clear state.

A burst mode operation on the EDMA bus requires handshaking between the processor and the requesting device. This handshaking is performed over the LOAD0 and ANSO lines. The requesting device always sends LOAD0 and the processor sends ANSO.

In a burst read mode and in response to ANSO, the device transmits LOAD0 to the processor to indicate that the device is ready to receive another fullword. If the device requires no additional data, it then transmits EOT to signal the end of the burst read mode.

In a burst write mode, the processor transmits an ANSO to indicate that it can handle another fullword of data to store in memory. In response, the device transmits a fullword of data. With the last fullword to be written in memory, the device also sends EOT to signal the end of the burst write mode.

The first fullword write of a burst write operation begins as a normal EDMA fullword write to local memory. However, when ST1 pulses high because of CLS0 and BRWRT1 (the decode of the EDMA memory operation field) direct sets the J-K flip-flop to enable the oscillator (ENAOSCO), DOSCO toggles the Johnson counter and FDA1 gates DANS1 (Sheet 8) to output ANSO through the enabled transceiver. The device responds with two halfwords of data and two LOAD0s. With BRWRT0 and FEFW1 active, the LOAD0s set FLDARA and FLDARB in turn and another EDMA to local memory request is synchronized to the processor timing. ENAOSCO is disabled after ANSO and the local memory to EDMA control logic is initialized reset. During the first fullword store of the burst write, DDU1 and CLK1F toggle FBRWRT set. When the device transmits the last fullword of the burst write, it also sends EOT which, with BRWRT1, changes the memory control field from a burst write mode to a fullword write. The last fullword is then stored as a normal fullword write.

If a Burst Read (BRTRD) mode is decoded, CLADAO is inhibited from being pulsed by ST1 (Sheet 7). As a result, FLDAR remains set, still synchronized to the processor timing. During the first fullword read of the burst read, DDUA1 and CLK1F toggle FBTRD set. At the same time, ENAOSCO is enabled to output the first fullword of data to the device. When FDA sets, CLADAO is enabled to clear (FLADR) and disabled when FDAA sets. The fullword of data is transmitted to the device as for a normal EDMA fullword read. In response to ANSO, the device sends a LOAD0 to signal for another fullword read. If LOAD0 is not returned before the next memory cycle becomes available, due to the fact that FLADR resetting is delayed, FLADR1 is still stored in the quad-D register (Sheet 2). DMASEL remains active and the next fullword is read from memory. During this access, FDRDY gets set to indicate that valid data resides in the EDMA MDR. Whenever FLADR is toggled set by the handshaking LOAD0, ENAOSCO is enabled by FBTRD1oFLADR1oFDRDY1. On the last fullword transmission of a burst read, the device sends EOT which gets synchronized as FQEOT (Sheet 2) and changes the EDMA memory control field to a fullword read.

The EDMA memory address register is incremented (ILDMAO) during burst modes on the trailing edge of DDUA1 after FSOT is cleared (Sheet 7).

## 12.9 CLOCK STOPS

Clock stops are used to inhibit microprocessor clocks for an event requiring more than one clock period. There are three types of clock stops that suspend different levels of processor functions. Destination clock stops (DSTOP) inhibit the loading of data into a destination register. ROM clock stops (RSTOP) inhibit the loading of a new microword into the ROM data register and prevent the CSAR address from changing. Memory clock stops (MSTOP) stop all microprocessor functions. DSTOP and RSTOP are forced active by MSTOP. Refer to Sheet 9 of Functional Schematic 35-770D08 during the following breakdown of the signals causing DSTOP and RSTOP.

MFAULT0	Memory fault causes DSTOP to inhibit the loading of destinations after a memory fault. This condition remains in effect until the memory fault is serviced.
BRANCHO	Branch causes DSTOP to prevent the loading of random data into random registers.
OPTSTPO	Option stop causes both DSTOP and RSTOP during operations with the Writable Control Store (WCS) or the High Performance Floating-Point Processor (HPFPP). Option stop remains active until the WCS or HPFPP operation is complete.



AFINRO This signal causes DSTOP during the second half of the RX squared calculate address. This signal prevents the source string address contained in the shift register from being destroyed.

CMR20 This signal causes DSTOP and RSTOP during the calculate address of the RX3 or RI2 formats.

IOSTOP0 I/O operation in process stop. Both DSTOP and RSTOP are made active until the I/O Sync is received.

2IRO This signal is generated during the beginning of the second part of the RX squared format address calculation and causes DSTOP to save the shift register contents.

AMSTOP0/BMSTOP0 Memory contention signal that causes DSTOP and RSTOP during the period of contention.

RX2STP0 Stop generated during calculate address of an RX2 format instruction. This stop causes RSTOP and allows the location counter to be incremented to point to the next instruction.

RX3STP0 RX3 format calculate address stop that causes RSTOP to remain active.

CNTE00 Counter not equal to zero. When the repeat counter is loaded, RSTOP remains active until the count is reduced to zero.

GMATSTOP0 This signal activates both DSTOP and RSTOP when the MAT needs to access memory.

COMSTP0 Communication stop asserts DSTOP and RSTOP for loading into the communication hardware assist board.

NOCNT0 Causes a DSTOP for one clock period if repeat counter is loaded with a zero value.

Memory Stop (MSTOP) occurs if a memory access is attempted by the processor (PMEM1) or the MAT (GENMAA1), and the desired memory is busy (LMBSY1/SMBSY1). MSTOP is also activated if the MDR is specified as a source (UMDR1) and a memory operation is in progress (PDUA1). In addition, the clock single-step control test feature causes FTIT1 as long as TRAP0 remains active to control MSTOP. Depressing the advance pushbutton disables FTIT1 for one clock period. MSTOP also activates if the processor (PMEM1) is trying to activate a memory cycle but an EDMA port has won contention for the memory (HALT1).

## 12.10 INSTRUCTION REGISTER AND AUXILIARY INSTRUCTION REGISTER

The Instruction Register (IR) is a 16-bit register that is loaded with the user-level instruction to be emulated. The IR is broken into three major segments. An 8-bit operation code (OP CODE) defines the format (RR, RI, or RX) and an address location within the DROM on CPU-A. (Refer to Sheet 11 of 35-770D08.) The DROM address extracts the microprogram address of the emulation sequence. Two 4-bit fields are called the user general register destination (YD) and the user general register source or index (YS). These 4-bit fields select one of 16 general registers on the CPU-B board. (Refer to Sheet 3 of 35-770D08.)

The Auxiliary Instruction Register (AIR) is a 12-bit register used during the RX squared format instructions. (Refer to Sheet 12 of 35-770D08.) The first eight bits are the operation modifier code. The remaining four bits are used by the microprogram as a data constant. The AIR may be examined by unloading the YSI field of the IR after the calculate address of an RX squared format. After reading the contents of the AIR, it is cleared.

## 12.11 FORMAT DECODING

Format decoding controls the operation of the calculate address. There are four basic formats of user-level instructions, register-to-register (RR), immediate data-to-register (RI), memory data to register (RX), and string manipulation (RX squared). The format type is decoded from the OP CODE portion of the IR. The 8-bit OP CODE field is used to select a 4-bit word within the format ROM. The state of the four data outlines determines the format currently being executed. The RI1 format is implied by the default (all four outputs inactive) of the format ROM outputs. The format ROM output that indicates an RX format is further decoded into three RX formats: RX1, RX2, and RX3. The state of MDR bits 00, 01, and the RX format ROM output selects one of the three RX formats.

## 12.12 CALCULATE ADDRESS

The calculate address is initiated by a microprogram specified Instruction Read (IR). The calculate address logic resolves the format requirements of the current user instruction being executed. At the conclusion of the calculate address, the following conditions exist, depending on the selected instruction format:

- |     |   |
|-----|---|
| RR  | The Shift Register and the MAR equal the contents of the general register specified by the YS field.  |
| RI1 | The Shift Register and the MAR contain the 32-bit data resulting from the addition of the contents of the general register specified by the YS field and the sign extended least significant 16 MDR bits. |

- RI2           The Shift Register (SR) and the MAR contain the 32-bit data resulting from the addition of the contents of the general register specified by the YS field and the full 32 bits of the MDR.
- RX1           The Memory Address Register (MAR) and the SR contain the program address of the second operand data contained in memory. This address is the result of adding the sign extended least significant 16 bits of the MDR and the data contained in the general register specified by the YS field.
- RX2           The MAR and the SR contain the program address of the second operand data contained in memory. The program address is the result of adding the contents of the general register specified by the YS field, the sign extended least significant 16 bits of the MDR, and the incremented contents of the location counter. Bits 0:19 of the SR are undefined.
- RX3           The MAR and the SR contain the program address of the second operand data contained in memory. The program address is the result of adding the contents of the general registers specified by the YS field and MDR bits 4:7 and the least significant 20 bits of MDR. Bits 0:19 of the SR are undefined.
- RX Squared    The SR contains the program address of the source data string. This address is generated during the first half of the RX squared format in the same manner as defined by the RX1, RX2, or RX3 formats. The MAR contains the program address of the destination data string. This address is generated during the second half of the RX squared. The address contained in the MAR is the result of addition in the same method as RX1, RX2, or RX3.

The microword contained in the RD register during the calculate address is an Add operation. The SR is the destination. The general register specified by the YS field is the A bus source, and the MDR is the B bus source. Instruction Read and MDR sign extend are also specified. The MAR is forced to be a destination during calculate address.

Figures 12-9 through 12-16 are examples of the logic sequences during calculate address. All the figures show examples when there is no memory contention and the data access is ideal (cache hit). The microprogram and the calculate address are suspended as required (MSTOPO). Refer to Sheets 10 and 11 of 35-770D08 during this description.

Figures 12-9 and 12-12 depict the sequence required for RR, RX1, or RI1 formats. Figure 12-13 differs in that the fullword instruction (RX1, RI1) starts on a halfword boundary and must therefore initiate two memory cycles to fetch the required 32 bits. GDIR1 becomes active when the microword specifies an IR and if no repeat counter operation is in progress or no interrupts were queued during the previous instruction execution. The next CLK1 causes a memory read to the address specified by the Location Counter (LOC). The LOC is incremented (ILOC) at the trailing edge of CLK1. The ALIR1 flip-flop is direct set during CLK1. This allows the IR to be loaded when the memory data is available (DUA0). The FINR1 and CAP1 flip-flops are set at the trailing edge of CLK1. The format of the instruction is determined by the contents of the IR (if it is an RX format) and MDR bits 0 and 1. The instruction format determines if DISA0 or DISB0 is active. Disable the A Source (DISA0) is active on RX or RI formats if the YS field of the IR is zero. When the YS field is zero, no index value is to be added. When DISA0 is active, the A bus source data is forced to be inactive. This results in the MDR being added to zero. RR format instructions disable DISA0. The YS field equal to zero is a valid A bus source for RR instructions. Disable the B Source (DISB0) is made active by the RR instruction format. The MDR is specified by the microword to be the B source data. The MDR is invalid for RR instructions. DISB0 forces the B bus data to be inactive. The contents of the general register by YS are added to zero. The LOC is incremented (ILOC) on the first clock after CAP1 is set by FCP1 if the format is not RR. FCP1 ensures that ILOC occurs for only one clock period.

In Figure 12-12, in addition to the previous description, GSIRO becomes active on the same CLK1 that FINR1 sets. GSIRO indicates that a second read is initiated. The data contained in the MDR is not valid until the second read, when memory data is available. The calculate address is suspended until the MDR is valid. The GDIRO signal is inhibited by the RR format decoding.

The final CLK1 of the calculate address loads the SR and MAR with the result of the microinstruction Add operation. The CSAR is loaded on the leading edge of CLK1 with an X'007' if a memory fault occurred during the calculate address or if the instruction in the op-code is not an exercised option; e.g., HFPFP or WCS. If no memory fault exists and if the instruction is legal, the D1 address vector, as selected by the op-code data, is loaded into the CSAR.

Figures 12-10 and 12-13 are examples of calculate address for the RX2 format. The RX2 format starts the same as RX1 and is decoded during FCP1 and causes RX2STP0. RX2STP0 keeps CAP1 from resetting on the next MCLK1A. This allows LOC to be incremented before it is added into the address calculation. The MDRE0 signal becomes active during CAP1 when the RX2 format is decoded. The MDRE0 causes the MDR data on the CPU-C to be added to the incremented LOC which is available on the output of the PA multiplexor. The MDR source data on the B bus reflects the results of the addition. The SR and MAR are loaded with the results of adding the contents of YS and the MDR adder output. Figure 12-13 shows the effect of GSIRO on the RX2 format.

Figures 12-11 and 12-14 are examples of calculate address for 48-bit instructions, RX3 and RI2. RX3 and RI2 format instructions use the full 32-bit MDR to complete the calculate address. The calculate address for RX3 and RI2 formats is in two parts, defined by CAP1 and CAP2. During CAP1, the LOC is incremented, the format is decoded, and the contents of the general register specified by the YS field are loaded into SR and MAR. The B bus source data is disabled (DISB0) as it was during RR formats. RX3STP0 suspends the microprogram during the CAP1 cycle. CMR20 and CAP21 become active on the same MCLK1 that CAP1 resets. CMR20 causes a halfword memory read to fetch the remaining 16 bits for the least significant 16 bits of the MDR. CMR20 also causes the LOC to be incremented to reflect the 48-bit instruction length. The RI2 format causes the 32-bit MDR, when it is valid (DUA0), to be added to the contents of YS and is loaded into SR and MAR. The RX3 format causes MDRE0 to become active, enabling the MDR adder on the CPU-C. CAMA0 goes low when CMR20 is inactive and CAP2 is active. This selects the contents of the MAR on the outputs of the PA multiplexor of the CPU-C. During CAP2, with the RX3 format, X20 goes low, enabling MDR bits 4:7 to select the second level index general register. The final clock of the calculate address loads the added result of the contents of the general register specified by MDR bits 4:7 and the MDR adder output. The MDR adder output consists of the contents of the MDR and the contents of the general register specified by YS, which was loaded into the MAR during CAP1. The most significant 12 bits of the MDR adder output are undefined. Figure 12-14 shows the effect of GSIR0 on 48-bit formats. GSIR0 is caused by starting the instruction on a halfword boundary.

The RX squared instruction format requires two calculate address sequences. Each calculate address operation is essentially an RX format calculate address. The back-to-back calculate address sequences may each be RX1, RX2, or RX3 format. The result of the first calculate address is contained in the SR. The second result is loaded into the MAR. Figures 12-15 and 12-16 are examples of the RX squared format calculate address. Figure 12-15 shows the sequence for an RX1 followed by an RX1. Figure 12-16 shows an RX1 followed by an RX3. In either figure, there are few differences between the previously discussed RX format calculate address and the individual RX formats calculated in the RX squared. The MCLK1 that causes CAP1 to reset in the first calculate address loads the SR and MAR with the RX1 address data. 2IRO becomes active because of the RX squared format. BLIR1 sets on the leading edge of MCLK1 and the memory read for the second RX format is started. ALIRCK0 enables the Auxiliary Instruction Register (AIR) and the YS field of the IR (Sheet 12 of 35-770D08) to be loaded when the memory data becomes available. DSTOP0 is held active by 2IRO and AFINR1. This prevents the address data contained in the SR from being overwritten. MARSTP1 enables the MAR to be loaded when DSTOP is active.

The Length Counter (Sheet 11) is incremented each time the LOC is incremented. This provides an instruction length count at the conclusion of calculate address. The length counter is cleared at the beginning of each instruction read.

1689-1




Figure 12-9 RR, RX1, or RI1 Format (Cache Hit on Fullword Boundary)




Figure 12-10 RX2 Format (Cache Hit on Fullword Boundary)




Figure 12-11 RX3 or RI2 Format (Cache Hit on Fullword Boundary)



CACHE HIT ON HALFWORD BOUNDARY




Figure 12-12 RI1 or RX1 Format

RX2 FORMAT  
CACHE HIT ON HALFWORD BOUNDARY




Figure 12-13 RX2 Format (Cache Hit on Halfword Boundary)

RX3 OR RI2 FORMAT  
CACHE HIT ON HALFWORD BOUNDARY




Figure 12-14 RX3 or RI2 Format (Cache Hit on Halfword Boundary)




Figure 12-15 RX Squared (RXX) Format (RX1 Followed by RX1)  
All Memory Data in Cache




Figure 12-16 RX Squared (RXX) Format (RX1 Followed by RX3)  
All Memory Data in Cache

### 12.13 REPEAT COUNTER

The repeat counter (Sheet 11) is a 6-bit down counter which provides the ability to repeat a microinstruction up to 64 times. This is accomplished by loading the counter with the complement of the data on the S bus. Once the counter is loaded, RSTOPO is forced active by CNTE00 until the counter is empty. The counter's count is decremented by one for each CLK1F if MSTOP and OPSTOPO are not active.

### 12.14 B BUS MULTIPLEXORS

The B bus multiplexors on the CPU-D (Sheet 14) provide the B source information when I/O, LENGTH, YSI, or YDI is specified by the microinstruction. The contents of the AIR and either LENGTH, YSI, or YDI are provided once after an RX squared format calculate address has occurred. After the AIR has been read, it is cleared and then provides the inactive data bits 16:27 for LENGTH, YSI, and YDI. The most significant 16 bits of the 32-bit CPU-D B bus source are supplied by the CPU-B board as inactive data bits.

### 12.15 I/O SYSTEM

The I/O system provides the ability for the microprocessor to communicate with devices external to the processor. These devices and their controllers are connected to the I/O multiplexor bus. Refer to Sheet 13 of 35-770D08 during this description. The I/O multiplexor bus consists of a 16-bit bidirectional data bus and nine control lines.

Figure 12-17 shows an example of an I/O output operation. This sequence applies to the device addressing (ADRS), transmission of data to the device (DA), and transmission of command data (CMD). When a microinstruction specifies I/O as a destination, IOSTOPO becomes active. IOSTOPO causes RSTOPO (Sheet 9) which suspends the microprogram. This is necessary to hold the data on the I/O bus until the operation is complete. The trailing edge of the first MCLK1 causes FDATA to become active. FDATA enables the I/O data bus transceivers and the data on the S bus is placed on the I/O multiplexor bus. The next MCLK1 causes FCOUT to become active. FCOUT causes the I/O output control line, selected by RD bits 29, 30, and 31, to become active. When the I/O control line becomes active, the device, if selected, responds with SYNO. The first leading edge of MCLK1 after the receipt of SYNO causes the BSYNO (13K2) flip-flop to set. On the trailing edge of the MCLK1 causing BSYNO to set, FSYNO sets. When FSYNO becomes active, IOSTOPO becomes inactive, allowing the microprogram to continue. The trailing edge of the MCLK1 following the setting of FSYNO causes FCOUTO and FDATA to reset, completing the operation.




Figure 12-17 I/O Output Operation (ADRS, DA, CMD)

Figure 12-18 is an example of an I/O input operation. The sequence shown applies to request for device status (SR), request for data from the selected device (DR), and acknowledge interrupt (TACK). When a microinstruction specifies I/O as a source, IOSTOP0 becomes active suspending the microprogram until the data is received from the selected device. FCINO sets on the leading edge of MCLK1 after IOSTOP0 becomes active. FCINO enables the received data through the data transceivers. The selected device responds by causing SYN0 to be active. When SYN0 is active, the data from the device is valid on the I/O data bus. The leading edge of the MCLK1 following the receipt of SYN0 causes the BSYNO flip-flop (13K2) to set. On the trailing edge of the MCLK1 after BSYNO sets, FSYNO sets. When FSYNO becomes active, IOSTOP0 becomes inactive, allowing the microprogram to continue. The clock following the setting of FSYNO becomes the destination clock for the input I/O operation.

The acknowledge interrupt control has four outputs. These are used for the four possible I/O interrupt priority levels. The TACK lines are controlled by PSW27 and PSW26. When COMM is the device to be acknowledged, TACK00 is forced regardless of the state of PSW27 and PSW26.




Figure 12-18 I/O Input Operation (SR, DR, TACK)

#### 12.16 MNEMONICS

The following is a list of the mnemonics found on the CPU-D board. The 35-770D08 schematic location and a brief description of each signal are provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
ACLRO	A clear signal on power up or down	2H1
ADRSO	Address control line for I/O bus - selects specific I/O controller	13D6
ADV0	A device signal which defeats the RSTOP caused by TRAP0 from CPU-A Test Aid	9D1
AFINR	Auxiliary instruction read flip-flop - used during second RX format of RXRX instruction	10D2
AIR00:11	Auxiliary instruction register - bits 00:11 contain second RX format op-code and YD fields	Sheet 12



<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
AIRQ0	Auxiliary instruction register queue - allows AIR to load second RX information	10L4
ALIRO	A load instruction register flip-flop signal - defines the loading of IR as opposed to the AIR	10M5
ALIRCKO	Auxiliary IR clock	10R5
AMDR001	Auxiliary MDR bits use no instruction decoding for calculate address	3M7
AMDR011		3M8
AMDRCKO	Auxiliary MDR clock for loading the YS field	7J5
AMSTOPO	A memory stop - inhibits MCLK, RCLK, DCLK	9F4
ANSO	Answer - EDMA bus control sequel generated when either local or shared memory is read from	8K7
ASEL1	Select line for CPU-D board B bus source data	14H9
A1B10	A timing pulse generated from CPU clock generator logic	9L4
A1B11	A timing pulse generated from CPU clock generator logic	9L4
A1B11A	A timing pulse generated from CPU clock generator logic	9L4
B161:311	B bus signals	Sheet 14
BCLRO	B clear signal on power up or down	2H2
BCNTO	Board control signal - use to load data into the communication option board.	13C6
BLIR	B load instruction register flip-flop - defines the load time for the AIR as opposed to the IR	10M5
BMSTOPO	B memory stop signal inhibits MCLK, RCLK, DCLK	9F5
BRANCHO	Branch - decoded from microcode	9G1

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
BRSTO	Burst mode decoded from EDMA bus - defines EDMA mode of data transfer where more than one halfword is transferred	5N8
BRTD1	Burst read mode decoded from EDMA bus	5J6
BWRT1	Burst write mode decoded from EDMA bus	5J7
CACLK1	Calculate address clock - allows either the exit from calculate address or the second RX fetch in RXRX format	10M7
CAIR	Clear auxiliary instruction register flip-flop - clears the AIR so that 4-bit sources do not continue to display the AIR	12K4
CAMAO	Calculate memory address - used by the CPU-C to cause the MDR adder to use the MAR rather than IOC	10G4
CAP1	Calculate address part 1 - used by all formats of instructions. Calculate address is completed on all 32-bit or less length instructions.	10G2
CAP2	Calculate address part 2 - used by 48-bit format instructions	10G4
CAR261	A carry line for the EDMA MAR	15J6
CASTOP0	Calculate address stop - while active, the processor is suspended in calculate address.	10M6
CCLRO	C clear signal on power up or down	2H2
CLADAC	Clear address and data registers for EDMA to memory	7H1
CLFLRO	Clear flag register	13H7
CLK1	Nonstoppable processor clock	9N5
CLK1A:1F	Nonstoppable processor clock	Sheet 9
CLRDY0	Clear ready flip-flop	7E1
CLSO	Clear local memory request and start flip-flops	7D2

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
CLSTAO	Clear MAT status register	7F8
CLSTO	Clear FSOT	2M8
CMDO	Command control line for I/O bus - define when data on the I/O bus is for command information	13E6
CMR20	Calculate address memory read half-word - during calculate address of 48-bit formats, a third halfword must be fetched.	10G5
CNTEO	Count equal to zero - use to inhibit a specified instruction read until the microcode counter on the CPU-A has been completed	11R7
COMMO	Communication module - decode of E field. Data on the S bus is gated into the I/O bus and loaded into the communication hardware assist board.	12E4
COMSTPO	Communication stop - causes an RSTOP and inhibits the microprogram	13D2
CWRO	Change write memory to read memory	4G6
CYDO	Clear YD field of the instruction register - decoded from the E field of the microinstruction	12E3
D000:150	I/O data bus	Sheet 13
DAO	Data available control line for I/O bus - validates data on the I/O bus being sent to the devices	13E6
DANS1	Answer to EDMA bus	8H5
DAWT1	Data write into memory	6D3
DCLKO	Destination clock	9N8
DCLRO	D clear signal on power up or down	2H1
DDUAO	EDMA data unavailable	4N2
DISAO	Disable A source data - used during calculate address to inhibit A source data when YS is equal to zero	10G8

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
DISBO	Disable B source data - used during calculate address to inhibit MDR data when it is incomplete or when an RR format is executing	10D5
DISEXT0	Disable sign extension - disable the MDR sign extension during calculate address	11H2
DL081:171 DL181:291 DL301	EDMA MAR output - after buffering, these drive the LMA bus.	Sheet 15 Sheet 16, 15B9
DMA000:030	EDMA bus lines	Sheet 15
DMA040:150	EDMA bus lines	Sheet 16
DMA160:170	EDMA bus lines	5A9
DMABZ1	DMA busy	2M7
DMAHWO	EDMA halfword mode	5H8
DMALM1	DMA to local memory	2K7
DMARSO	EDMA read and set - memory reads addressed location B EDMA and then restores the AW with the MSD bit set.	5H9
DMASEL	EDMA select flip-flop	2N6
DMASM1	DMA to shared memory	2K7
DMAWRTO	EDMA write	7R8
DMEMO	Decoded microinstruction memory operation	4F7
DMX080:150	EDMA bus lines	Sheet 15
DOITO	Allows the MAR to be loaded during the calculate address of RXX format instructions	10M7
DOSCO	EDMA oscillator for memory to EDMA control logic	5F1
DRO	Data request control line for I/O bus - validates data on the I/O bus to be loaded into the processor	13D6
DRFAULT0	Decoded reset fault	12E5

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
DSTOPO	Destination stop - inhibits the system clock from loading a destination. DCLK is stopped.	9L1
DUAO	Data unavailable control line from local memory - while this signal is active, the data on the memory bus is invalid.	4B2
ED001:151	Tristate output of EDMA MDR and input to EDMA transceivers	Sheets 17, 18
EDAT1	Even data halfword memory operation	6D4
EEDCLKO	EDMA even data register clock signal	7N5
EFLDEN0	E field enable	14F9
EFWRT1	EDMA fullword data write	2N4
EMDENB0	Enable even half of EDMA data register	8G1
EMDR001:151 EMDR161	EDMA MDR outputs used for driving the MDS bus	Sheet 17, Sheet 18
ENAOSCO	Enable oscillator for memory to EDMA data transmission	5H3
ENCE1	Noncorrectable error from memory on an EDMA memory access	10D7
ENEX00	Enable external oscillator - for maintenance purposes	9J7
ENMAAO	Enable MAT access	4G6
ENXCVRO	Enable transceivers for a processor-to-EDMA transceiver	8H2
EOTO	End of transmission control line in EDMA bus protocol	8H8
ERD1	EDMA read	5G7
EVDAT	Even memory data operation for CPU flip-flop	6G4
EXOSCO	External oscillator connection - for maintenance only	9F9

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
FADV1	Advance flip-flop output in clock single-step control	9E2
FAULT0	Lights the FAULT lamp on the system control panel	12G5
FB	The B flip-flop of CPU clock generator	9J5
FBIR	Instruction read flip-flop indicating an instruction fetch on a fullword memory address boundary	6G1
FBRTD	Burst read flip-flop	5M6
FBRWT	Burst write flip-flop	5M8
FCIN	Input control flip-flop for I/O operation	13A5
FCOMM	Communication module flip-flop for I/O operation	13C3
FCOUT	Output control flip-flop for I/O operation	13H5
FDA	Flip-flop used for generating memory to EDMA bus signals	Sheet 5
FDAA	Flip-flop used for generating memory to EDMA bus signals operation	Sheet 5
FDAAO	Auxiliary FA used in the memory to EDMA control	5L2
FDAT	Data control flip-flop for I/O operations - data on the S bus is transmitted into the I/O bus.	13K4
FDB	Flip-flop used for generating memory to EDMA bus signals	Sheet 5
FDC	Flip-flop used for generating memory to EDMA bus signals	Sheet 5
FDEOT	Detected end of transmission flip-flop used in burst read from local memory	2C9
FDRDY	Data ready flip-flop used for look-ahead in burst read from local memory	5L4
FDUA	Data (from local memory) unavailable flip-flop	4E2

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
FDUSKP	Data unavailable skip flip-flop - causes an added 50 ns on the up time of CLK1	4E3
FEFW	EDMA fullword flip-flop	5G8
FEIR	Even address instruction read flip-flop - used when instruction read is started on a halfword boundary; suppressed on RR formats	6G2
FENCE	The flip-flop that stores state of ENCE1 on an EDMA access of memory	7N2
FEOT	End of transmission flip-flop	8K8
FER	Early read flip-flop	9J5
FERD	EDMA read flip-flop	5G6
FINR	Instruction read flip-flop	10G1
FLADR	Load EDMA address flip-flop	2J4
FLADRA	Load first halfword of EDMA data flip-flop	2M5
FLADRB	Load second halfword of EDMA data flip-flop	2N4
FLMRQ	Local memory request flip-flop	2G8
FMREQ	Memory request flip-flop	2D4
FNCEO	Noncorrectable error flip-flop indicates a detected multiple error during a processor memory read	10G6
FOIR	Odd address instruction read flip-flop - used when an instruction read occurs on a halfword boundary. Second halfword is fetched when FEIR is set.	6G2
FPA FPB FPC FPD FPE FPF FPG	EDMA protocol generating flip-flops	Sheet 6

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
FPPFO	Primary power fail - this signal is generated on the CPU-A board and is used to generate an I/O device status bit during sense status.	13G6
FQEOT	EOT queued for burst read to memory	2G7
FRD	Memory read operation flip-flop	6G2
FSCLK1	Skew clock flip-flop	9F6
FSOT	Start of transmission flip-flop for EDMA to local memory	2F4
FSYN	SYNC flip-flop for I/O operations	13L5
FTIT1	When active, causes an MSTOP in order to provide the ability to single step through the microprogram	9G3
FW1	Fullword memory operation flip-flop	6H1
GBRANCHO	Gated branch	9G1
GDATO	Gate data from S bus to I/O bus	13K7
GDIRO	Gated decoded instruction read - this signal is generated on the CPU-A. When active, it indicates the attempt to initiate an instruction read cycle.	10A1
GENMAA1	Gated enable MAT access	4J6
GEOT	Gated EOT signal	8M8
GGDIR1	GDIRO is inhibited if the repeat microinstruction counter is not zero.	10D1
GMATSTOPO	Gated MAT stop	4J4
GRDO	Gated memory read	6L3
GSIRO	Gated second instruction read - queueing of the requirement for a second memory read when the instruction fetch is on a halfword boundary	6N2
HALTO	Halt honoring processor memory request	2K5
HOST1	Hold EDMA protocol oscillator stopped	8N2



<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
I40	Increment MAR by 4 - an E field decode	12E3
ILDMA0	Increment or load EDMA MAR	7N4
ILOC0	Increment LOC - this signal occurs during the calculate address sequence.	10C7
IMAR	Increment MAR by 4.	12J8
INHFS0	Inhibit false SYNC test point - disables the generation of the I/O false SYNC escape	13N1
IO161:311	IO data bits received from multiplexor bus	Sheet 13
IOOP1	I/O operation has been specified by the microinstruction.	13K5
IOSTOP0	IO stop to inhibit RCLK - prevents the microinstruction from changing during I/O operations	13L6
IRD001:151	Instruction register input data lines that represent the OP CODE, YD, and YS fields	Sheets 3, 12
IRXX0	Used in the calculate address logic to inhibit the end of the calculate address sequence on the first format completion of an RXRX format instruction	10N2
LDCTRO	Load repeat counter	12N8
LDIO0	Load I/O	12N9
LDMAL0	Load EDMA MAR	7M3
LEN271:301	Length register bits	11N2
LER0	Local memory early read	4N8
LFLR0	Load flag register	12L7
LHWRT0	Enables multiplexor to output MDR16:31 to MDS00:15 for a write even halfword	7N9
LINC1	Length increment for length register	10M9

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
LIR1	Load instruction register	10R5
LIRCK1	IR clock to load op-code	10A3
LMA080:310	Memory address bus lines	Sheet 15
LMBSY0	Local memory busy	4J2
LMDR1	Load memory data register	12N9
LMREQ0	Local memory request	2A4
LOAD0	EDMA bus load signal for address or data	8K7
LPSTD0	Load process segment table descriptor	12E1
LSSTD0	Load shared segment table descriptor	12E1
LWRT0	Load write - enables the multiplexors to drive MDS000:310 to local memory	7N8
LYDIO	Load YD immediate - RD decoding of the destination field that implies that the YD portion of the IR is loaded	12M9
LYSIO	Load YD immediate - RD decoding of the E field that causes the YS field of the IR to be loaded from the least significant 4 bits of the S bus. The register specified in the destination field of the microinstruction is also loaded.	12E5
MARSTP1	Memory address register stop	9L1
MATSTCP0	MAT stop	4G4
MCLK0	Memory clock	9M8
MDHCLK0	MDR clock for MDR00:15	7J4
MDHSA1	Memory data register high (even) select line for inputting to the MDR	7E3
MDLCK0	MDR clock for MDR16:31	7J6
MDLSA1	Memory data register low (odd) select line for inputting to the MDR	7E3
MDREQ0	Memory data register adder enable - generated for the CPU-C board during calculate address	11J7
MDS000:150	Memory data bus	Sheet 17
MDS160:310		Sheet 18
12-42		47-004 R19

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
MDSB0	Memory data register select line for inputting to the MDR	7E2
MFAULT0	Memory fault indicates that a MAT, NCE, or alignment fault interrupt is pending. DSTOP is forced active until the interrupt is serviced.	9G1
MOPCLK1	MSTOP or OPSTOP clock	11K8
MREAD1	Memory read	6D2
MSBC0	MAT to shared bank controller	4G7
MSTOPO	Memory stop	9H4
NCEO	Noncorrectable error from memory	10A6
NOCNT0	No repeat counter operation	11R4
OEDCLK0	Odd EDMA MDR clock	7N7
OMDENB0	Odd EDMA MDR enable to EDMA bus	8F2
OPTSTPO	Option stop - this signal is generated by either the WCS or HPFPP options to inhibit the microprogram during their operations.	9H3
OSCO	Oscillator - buffered output of the 20 MHz crystal or the external oscillator divider flop	9L8
PA301	Program address bit 30	4B6
PDUA1	Processor data unavailable	4N1
PMEM1	Processor attempt to initiate a memory cycle	4D8
PROSC1	Protocol oscillator	6M9
PSBC0	Processor to shared bank controller	4G7
PSEL1A	Processor selected for memory operation	2N5
PSW181	Program status bits 18, 26, 27	10A7

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
PSW261	Program status bits 18, 26, 27	13B5
PSW271	Program status bits 18, 26, 27	13B5
QUE0	Queue control line of EDMA protocol	6N5
RCLK0	ROM clock - this clock is inhibited by RSTOP and, when stopped, the microprogram stops.	9N8
RD001	ROM data register data bits forming the microinstruction	6A2
RD011	ROM data register data bits forming the microinstruction	4B5
RD021	ROM data register data bits forming the microinstruction	4B6
RD031	ROM data register data bits forming the microinstruction	12A7
RD041	ROM data register data bits forming the microinstruction	9G1
RD051	ROM data register data bits forming the microinstruction	9G1
RD121	ROM data register data bits forming the microinstruction	12J9
RD131	ROM data register data bits forming the microinstruction	12J7
RD141	ROM data register data bits forming the microinstruction	12J7
RD150	ROM data register data bits forming the microinstruction	12J7
RD161	ROM data register data bits forming the microinstruction	14D8
RD240	ROM data register data bits forming the microinstruction	14D8
RD251	ROM data register data bits forming the microinstruction	12E7, 12E8

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
RD261	ROM data register data bits forming the microinstruction	14D7
RD271	ROM data register data bits forming the microinstruction	14D7
RD281:311	ROM data register data bits forming the microinstruction	12A6, 12A7
RDAX081:151 RDATA001:151 RDATA161:171	Received data lines from EDMA transceivers	Sheet 15 Sheets 15, 16 5A9
RDFWC	Read fullword	6M2
RESCO	Reset C flip-flop of EDMA protocol logic	8F6
RFAULT0	Reset memory fault interrupts	12H6
RI20	Format ROM output that indicates that the current op-code in the IR is a 48-bit immediate instruction	11F3
RI2RX31	Format decoded signal that indicates that a 48-bit format instruction is being processed (RI2 or RX3)	11H5
RMSR1	Read MAT status register	7C6
RR1	Register-to-register user instruction	11H1
RSTOPO	RCM stop	9L3
RX21	RX2 user instruction format	11H5
RX2STPO	RX2 user instruction stop - this stop allows the LCC to be incremented for the calculate address.	10N1
RX31	RX3 user instruction format	11H4
RXXSTCPO	RX squared format instruction stop	11H3
S161:311	S bus bits 16:31	Sheet 14
SAFINR1	Set A instruction read flip-flop	10A2
SB291	Set bit 29 - this signal, when active, causes bit 29 of the sensed I/O status to be set.	13F7

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
SCAP11	Set calculate address part 1 - causes the CAP1 flip-flop to be set	10D3
SCLK1	Skew clock - delayed system clock. This clock starts 50 ns after CLK1. While CLK1 is stretched during its up time, SCLK1 is stretched during its down time.	9N6
SCLR0	System clear	2D2
SDF1	Set data flip-flop	13K2
SERO	Shared memory early read	4N9
SMBSY1	Shared memory busy	2G8
SOTO	Start of transmission control line of EDMA protocol	6R7
SRO	Status control line for I/O	13C6
SRXX1	Set RX squared format instruction - causes the calculate address logic to be queued for RX squared format	11H1
STB1	Strobe	14J9
SV0	Set overflow caused by the I/O system when a false SYNC timeout occurs	13N6
SYNO	SYNC control line of I/O - response from selected device to any I/O control line activation	13M1
TACK000	Transmit acknowledge level 0	13A9
TACK010	Transmit acknowledge level 1	13A9
TACK020	Transmit acknowledge level 2	13B9
TACK030	Transmit acknowledge level 3	13B9
TPCO	Transmit priority chain line of EDMA protocol	6N6
TRAPO	Signal generated by the CPU-A on board test aid - this signal causes MSTOP which stops the microprogram.	9A3

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
ULI00	Unload I/O decoded from the destination field of RD	14G6
ULYSJ0	Unload YSI	14H8
UMDR1	Unload processor MDR decoded from the destination field of the microinstruction	14H7
WRT	Write in memcry line	4M3
X20	This signal is generated during the calculate address of an RX3 format and defines the secnd level index MDR data rather than the YS field of the IR.	10H3
XREQ0	Request line of EDMA protocol	6B6
YD081	User destination register select bits 8, 9, 10, and 11	3M2
YD091	User destination register select bits 8, 9, 10, and 11	3M2
YD101	User destination register select bits 8, 9, 10, and 11	3M2
YD111	User destination register select bits 8, 9, 10, and 11	3M2
YDCLK0	Clock to increment, decrement, or load the YD field of the instruction register	3D4
YDM10	Decrement the YD field of the IR by one - this is decoded from the E field of the microinstruction.	12E3
YDP10	Increment the YD field of the IR by one - this is decoded from the E field of the microinstruction.	11E8
YS01	User source select bits 0, 1, 2 and 3	3M3
YS11	User source select bits 0, 1, 2 and 3	3M4
YS21	User source select bits 0, 1, 2 and 3	3M4
YS31	User source select bits 0, 1, 2 and 3	3M4

CHAPTER 13  
4 MB LOCAL BANK CONTROLLER (LBC) (35-771)

13.1 INTRODUCTION

13.1.1 General

The 3230 memory system using the 35-771 local bank controller (LBC) may consist of any combination of 35-764 F02 (1/2 Mb), F03 (1 Mb), or F04 (2 Mb) storage modules with a local memory capacity of 4 Mb. The following board is available in the 3230 system:

35-771F01 with cache

13.1.2 Power Requirements

Table 13-1 provides the power requirements for the LBC board.

TABLE 13-1 POWER REQUIREMENTS

VOLTAGE SYMBOL	MODULE TYPE	NOMINAL VOLTAGE	MAXIMUM CURRENT DRAIN (AMPS)		
			OPERATING (SELECTED)	OPERATING (UNSELECTED)	BATTERY MODE
P5	35-771F01	+5.0 V	16.7A	16A	16A*
P5U	35-771F01	+5.0 V	1.8A	1.8A	1.8A

\*P5 supply may be depowered in the battery mode.



### 13.1.3 Strapping and Test Point Information

The following test points are located on the front edge of the 35-771 LBC Board:

1. ECC Disable (TP1 and TP2, Sheet 5)

Strapping TP1 to TP2 disables the Error Check and Correction (ECC) circuit, thereby preventing correction or detection of data errors. The error logger cannot be updated with the ECC disabled.

For normal ECC and error logger operation, TP1 and TP2 should be left unstrapped.

2. Cache Miss (TP3 and TP4, Sheet 12) (F01 only)

Leaving the strap from TP3 to TP4 open forces a cache miss condition causing all processor reads to be made from the STM in the quadword mode. This mode of operation is useful in diagnosing cache-related problems.

For normal cache operation, TP3 and TP4 should be left strapped.

3. P5U Monitor (TP6, Sheet 13)

The P5U supply voltage (+5.0 V + 1%) may be monitored at TP6 using TP1, TP3, or TP7 for the ground reference.

4. MB1 Monitor (TP5, Sheet 13)

The MB1 flip-flop may be monitored at this point using TP1, TP3, TP7, TP10, or TP12 for the ground reference.

5. Cache Bypass (TP7 and TP8, Sheet 16)

Strapping TP7 to TP8 enables operation of the cache on the F01 board. The F01 board may be used in the cache bypass mode (TP7 and TP8 unstrapped) for test purposes or in cases where the cache is malfunctioning.

6. Memory Strap (TP9 and TP10, Sheet 3)

TP9 and TP10 should always be strapped for the 3230 system. TP9 and TP10 should be strapped for  $\leq 4$  Mb. Strap should be deleted for  $> 4$  Mb up to 16 Mb.

7. UCE Lamp Reset (TP11 and TP12, Sheet 7)

The UCE lamp may be reset by momentarily shorting TP11 and TP12. This feature must be used only by trained personnel.

#### 13.1.4 LBC LED Indicator Information

The following LED indicators are located on the front edge of the 35-771 LBC board:

##### 1. P5U Indicator

The P5U indicator lights whenever the P5U supply is active. The P5U supply remains active at all times unless the REMOTE POWER switch (X5) or the MAINTENANCE RESET switch is placed to the OFF position. Before removing the LBC board or STMs, verify that the P5U LED is extinguished and that the KEY switch on the System Control Panel (SCP) is in the OFF position.

##### 2. Cache Parity Indicator

The cache parity indicator lights whenever the cache buffer has output data with bad parity. The indicator remains lit until the SCP INITIALIZE switch is depressed or the KEY switch has been placed in the OFF position.

##### 3. Uncorrectable Error (UCE) and Module Identification Indicators

The Uncorrectable Error (UCE) indicator lights whenever a Storage Module (STM) outputs a data word containing a detectable multiple bit error. When the UCE indicator is lit, the module ID indicators contain the 256 kb block (module) address where the last Read error occurred.

The UCE indicator remains lit until the SCP INITIALIZE switch is depressed, until the KEY switch is placed in the OFF position, until an REL instruction is executed, until a Read is executed to nonpresent memory, or until TP11 and TP12 are shorted. When the UCE indicator is off and the module ID indicators are on, they indicate that a memory access was made to the module specified by the lamps, but that the system is not equipped with that module.

## 13.2 FUNCTIONAL ANALYSIS

### 13.2.1 Refresh

Refer to Figures 13-1 and 13-2 for refresh timing information. The Storage Modules (STMs) utilize 16k or 64k x 1 MOS dynamic Random Access Memories (RAMs) which require periodic refresh cycles at each of the 128 row address locations every two milliseconds. This is accomplished by executing a single refresh cycle every 16 microseconds (cycle steal mode) or a 128 refresh cycle burst every two milliseconds (burst mode). During any refresh cycle, every memory chip within the system is selected and refreshed at the same row location.




Figure 13-1 Refresh Cycle Steal Timing

1004




Figure 13-2 Burst Refresh Timing (128 Cycles)

### 13.2.1.1 Burst Mode

The burst mode is entered whenever the console INITIALIZE switch is depressed or the KEY switch is placed to the OFF position, causing the System Clear (SCLR0) line to go active. SCLR0 (13B3) causes REF1 (13K3) to go active, enabling the refresh address driver 11C (3N2) and setting the MB1 flip-flop. MB0 sets the TA001 flip-flop (16B6), starting the TA timer, which causes MCI0 (16S5) to go active and initiate the refresh cycle to the STM(s). With MREF0 (9G5) active, all STMs in the system are enabled to perform the refresh cycle (refer to the chapter on the STM for a detailed description).

The LBC refresh scheme is designed to accommodate 64k x 1 memory chips. Some 64k chips require 128 rows (2 ms refresh), and some 64k chips require 256 rows (4 ms refresh). To insure data integrity, the LBC does burst refresh as follows: When SCLR0 goes active, the LBC does a 256 cycle burst refresh, insuring that all rows are refreshed. Then every 2 ms, a 128 cycle burst refresh is performed. This accommodates both types of 64k RAMs and saves power over doing a 256 cycle burst refresh every 2 ms. When SCLR0 goes inactive, the LBC does a 256 cycle burst refresh before returning to cycle steal mode.

When TA201 (13G8) goes high, the refresh counter (13K5 and 13M5) is advanced and the MB1 flip-flop (13K7) is cleared. This causes MCC0 (9G2) to go active, ending the first refresh cycle. When TA181 (13G8) goes low, the MB1 flip-flop (13K7) is directly set, starting the next refresh cycle. This mode of operation continues for 128 cycles allowing the DPR1 flip-flop (13J2) to be clocked set and PFSD (13N2) to be activated. PFSD0 (9R4) going active causes the STM(s) P5S switch to turn off, placing it into a low power standby mode and activating RCLC0 (9N5). RCLC1 (13E4) causes the refresh counter (13J5 and 13M5) and the DPR1 flip-flop (13J2) to be cleared, allowing the 1.8 ms one-shot (13M2) to time out and deactivate PFSD1. PFSD0 (9R4) going inactive causes the STM(s) P5S switch to turn on, deactivating RCLC0 (9N5), thereby setting the MB1 flip-flop (13K7) and initiating another 128 cycle burst.

This mode of operation continues until SCLR0 and SCLR0A (13A3) are brought high by returning the System Control Panel KEY switch to the ON position and timing out the initialize function. This causes the END1 flip-flop (13F5) to be clocked set after completing a 256-cycle burst, allowing the STB1 flip-flop (13H1) to be clocked reset at the end of that burst. STB1 going low causes REF1 (13K3) and REF0 (13N3) to go inactive, allowing LMBY0 (15N8) to be returned high, indicating to the processor that the memory is ready to accept a command. Figure 13-2 shows the timing for a 128 cycle burst refresh cycle. Memory refreshing is continued by performing a single refresh cycle steal every 16 microseconds.

### 13.2.1.2 Cycle Steal Refresh

A refresh cycle steal is initiated whenever the free-running 16 microsecond oscillator (13B2) clocks the REQ1 flip-flop (13D2) set, thereby allowing the RFQ1 flip-flop (15K7) to queue up this request. Flip-flop 07A (13E2) and the RSEL0 flip-flop (13F2) are used to further synchronize the start and end of the refresh cycle to prevent overlapping of memory operations. Operation in the refresh cycle steal mode is identical to the burst refresh cycle, with the exception that only one cycle is executed and the DPR1 flip-flop (13J2) is never activated.

### 13.2.2 LBC Operating Modes

The LBC operates in a number of different modes (refer to Table 13-2) as determined by the states of ROM data lines RD011:031 (3E7), WRTO (3A6), DMAHWO (3A6), PSEL1 (3A6) and LMA030 at the time ERO (13G7) goes active. These signals are loaded into transparent latches whose outputs drive the mode selector logic consisting of one of eight decoders 20F (14C3) and 20J (14C5) and miscellaneous gate functions (left half of Sheet 14). For any given operation, certain mode decoder outputs go active (refer to Table 13-2), setting up the control logic for the specific data manipulation required.

There are seven basic functional modes used by the LBC to service all operations. They are:

1. Store Fullword (Figure 13-3)
2. Store Partial Word (Figure 13-4) including:
  - store byte
  - store halfword
  - read and set
  - test error logger
3. CPU Read Fullword (with cache hit) (Figure 13-5)
4. CPU Read Fullword (with cache miss) (Figure 13-6)
5. Read Fullword with cache not equipped (bypassed) or DMA read (Figure 13-7)
6. Read Error Logger Status (LMA190 low) (Figure 13-8)
7. Read Error Logger (LMA190 high)

#### NOTE

All read halfword operations are decoded as read fullword operations by the LBC. Data steering for halfword operations is performed on the CPU-C board.

TABLE 13-2 LBC OPERATING MODES

1873-2

M A T R S D R O	M A T R S D R O	D R S T I O	P S E L R I A O	W R I T O	RD			PROCESSOR OPERATIONS	MODE DECODER OUTPUTS ACTIVE (See Sheet 14 35-728D08)
					011	021	031		
1	1	1	1	0	0	0	0	No Memory Operation	
1	1	1	1	0	0	0	1	Store Byte	SBY1, SPW1, SPW0
1	1	1	1	0	0	1	0	Store Halfword (Privileged)*	SHW1, SPW1, SPW0
1	1	1	1	0	0	1	1	Store Halfword (Data)*	SHW1, SPW1, SPW0
1	1	1	1	0	1	0	0	Test Error Logger (Store Byte)	TELO, TEL1, SBY1
1	1	1	1	0	1	0	1	No Memory Operation	
1	1	1	1	0	1	1	0	Store Fullword (Privileged)*	SFW1, SFW0
1	1	1	1	0	1	1	1	Store Fullword (Data)*	SFW1, SFW0
1	1	1	1	1	0	0	0	No Memory Operation	
1	1	1	1	1	0	0	1	Read and Set Halfword	RSTO, RST1, SFW1, ROAST1
1	1	1	1	1	0	1	0	Read Halfword (Privileged)* (Fullword Operation)	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	0	1	1	Read Halfword (Data)* (Fullword Operation)	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	0	0	Read Error Logger	ELO, REL1 (active with LMA190 high), ELST1 (active with LMA190 low)
1	1	1	1	1	1	0	1	Read Fullword (Instruction Read)*	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	1	0	Read Fullword (Privileged)*	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	1	1	Read Fullword (Data)*	PRFWO, PRFW1, RFW1, ROAST1
			P S E L R I T A O	D M A H W O				DMA Operations	
1	1	1	0	0	0			Store Halfword	SHW1, SPW1, SPW0
1	1	1	0	0	1			Store Fullword	SFW1, SFW0
1	1	1	0	1	0			Read Halfword (Fullword Operation)	DRFWO, DRFW1, RFW1, ROAST1
1	1	1	0	1	1			Read Fullword (Fullword Operation)	DRFWO, DRFW1, RFW1, ROAST1
1	1	0						DMA Read and Set	DRSTO
1	0	1						MAT Read and Set Reference Bit	MATRSRO
0	1	1						MAT Read and Set Dirty Bit	MATRSDO

\*LBC does not differentiate between privileged and data instruction.




Figure 13-3 Store Fullword






Figure 13-4 Store Partial Word




Figure 13-5 CPU Read (With Cache Hit)




Figure 13-6 CPU Read (With Cache Miss)






Figure 13-7 Cache Bypass



A. Read Error Logger



B. Read Error Logger Status

Figure 13-8 Read Error Logger Status

Timing diagrams for the A and B timers are provided in Figures 13-9 and 13-10. Table 13-3 provides data and address bus alignment information. The subsequent sections describe each of the seven basic functional modes.




Figure 13-9 A Timer




Figure 13-10 B Timer

TABLE 13-3 3230 MEMORY SYSTEM DATA AND ADDRESS BUS ALIGNMENT FOR SYSTEMS UP TO 4 MB OF MEMORY

1874-1

LMA	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	DATA
LMB							00 REF0	01 1	02 2	03 3	04 4	05 5	06 6	07	08	09	10	11	12	13	14	15			16 → 31 32 → 38
35-764F02 (STM)			MEAO	1	2	BLK															MWA 000	MWA 010			
ERROR LOG ADDRESS & STATUS BIT			0	1	2	3	4 WORD COLUMN LMA 28	5 LMA 29	6 S0	7 S1	8 S2	ST. BIT													
A BUS	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
MDS					0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15					16 → 31
ERROR LOG DATA																									16 → 31
ERROR LOG STATUS BIT																									ST. BIT
ELA ADDRESS BUS		A	A	A	A	ELA	ELA	ELA	ELA	ELA	ELA	ELA	ELA	ELA	CE										
EL WRITE ADDRESS		A	A	A	A	WA	WA	S	S	S	S	S	S	S	S										
EL READ ADDRESS		A	A	A	A	A	A	A	A	A	A	AD	AD	AD											

### 13.2.2.1 Store Fullword

A store fullword cycle is initiated at the processor by setting up the write data lines MDS000:310 (2A4), address lines LMA080:310 (3A1-3A9), write control line WRT0 (3A6), and mode control lines DMAHWO (3A6), PSEL1, and RDO11:031 (3A7). After these lines are set up, the processor generates an ERO (13G7), clocking the MB1 flip-flop set, thereby starting the memory cycle. MB1 going active causes write data to be latched in the input data register (2G8), addresses to be latched in the address register (3A), and the control lines in their respective registers (3A6). MBO having set the TA timer flip-flop (16B6) causes MCIO (16S5) to go active, latching up the address presented on LMB001:151 (3G5,3L2) into the STM selected by lines MEA020 and MEA030 (9G). After satisfying the STM address hold time, the EAO flip-flop (16R4) is set, thereby tri-stating the LMB001:151 address drivers (3G5,3L2). TA101 (2R4 and 15B2) going active enables the input data register (2G8) and the data bus drivers (Sheets 8 and 9), placing the word to be written onto lines D000:310 and LMB000:310. Lines D000:310 are input to the parity generators (4C5,4F5), whose outputs P000:060 propagate through the write parity register (7F7) onto lines GP000:060. This causes the parity data to be placed onto lines LMB321:381 by the parity data drivers (9E8). TAA121 (15A4) causes WE0 to go low, activating MWE0 (9G3), allowing the data present on lines LMB001:381 to be written into the selected STM. Following the removal of WE1 (14J3), NCLR1 (14R4) goes active, clearing the MB1 flip-flop (13K7) which enables MCC0 (9G2). With MCC0 activated, the write cycle is completed and CLK0D (15M9) causes LMBY0 to go high, signaling to the processor that the memory is no longer busy.

### 13.2.2.2 Store Partial Word

A store partial word cycle is initiated in the same way as described in the store fullword description. The cycles differ in that the word to be modified must be read from the STM before performing the write. This is necessary to allow new parity data to be generated from the modified word. The following description continues from the point just prior to enabling the input data register, as described in the store fullword operation.

WDENO (2R4) going active enables the input data register (2G8), placing the byte (store byte operation or test error log operation) or halfword (store halfword operation) of write data onto data lines D000:310. WDENO (14K9) also activates LDBY01:31, causing D000:310 to be loaded into the Good Data Registers (GDR) (Sheet 6).

#### NOTE

WDENO does not go active during a read and set operation.



TA161 (15G1) going active sets the RE1 flip-flop (15J3) which, in turn, activates the Uncorrected Data Register (UDR) (Sheets 8 and 9) and MRE0 (9G1). The STM responds in 240 nanoseconds by activating MRDS0 (9G6), signaling that lines LMB001:381 have been loaded with the read data. RDS0 causes the RE1 flip-flop (15J3) to be reset, removing MRE0 (9G1), latching the UDR (Sheets 8 and 9) and starting the TB timer (16B2). Data lines D000:310 and UP000:060 propagate through the parity checkers (Sheets 4 and 5), generating the Error Check and Correction (ECC) syndrome code on lines P000:060. If no data bit errors are generated, the syndrome code lines are all low deactivating MERO (5N2). If a single data bit is in error, MERO goes low along with one output from the DC error decoder (5J8) and one output from the DA or DB error decoder. One of the correction lines EB000:310 (Sheet 6) or EPB000:060 (7C4) goes high, causing the data bit in error to be input to the GDR (Sheet 6) or Good Parity Register (GPR) (7F4) to be corrected (inverted). If any two data bits are in error, MERO goes low, correction lines EB000:310 and EPB000:060 remain low (no correction), and the uncorrectable error decoder (7M5) goes low allowing the UCEO flip-flop (7N4) to be activated. UCEO at AOI gate 20K (15B2) prevents activating ED1 and ED0 when the modified word is written back into the STM, causing all logical ones to be stored in the STM. This is necessary because the new parity data generated could otherwise make the data appear error free on subsequent reads from this location. TB021 (14G9) going active causes LDGP1 (read and set or test error logger operation only) and select LDBY01:31 lines (14M7) to go active, thereby loading the part of the word not to be modified into the GDRs (Sheet 6). TB080 (14G9) going low deactivates LDBY01:31 and UDD0 (15L4) and activates GDD1 (15N4), placing the modified word onto lines D000:310 (Sheet 6). New parity data is generated from this word and appears on lines P000:060 (Sheets 4 and 5) which are loaded into the write parity register (7F7) and output on lines GP000:060.

#### NOTE

A test error logger operation does not store away new parity data, but it uses the old parity by enabling the GPR (7F4) onto lines GP000:060.

A read and set operation differs from the above description in that the entire word from the STM is loaded into the GDR and, in turn, output to the processor from the output data register (see read fullword operation for description). Additionally, the most significant bit of the halfword D000 or D160 (15G6), as addressed by LMA140, is set on write data line D000A or D160A (15K6) if MATRS0, DMARS0, or RST0 are activated. D020A is set on write data line D020A if MATRSD0 is activated.

TBB141 (15A2) activates ED1 and ED0, placing the modified word data and parity data onto lines LMB001:381 (Sheets 8 and 9). TB161 (15A4) causes WE0 and MWE0 (9G3) to go active, placing the STM in the write mode. WE1 (14J3) going inactive causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7), enabling MCC0 (9G2). LMBY0 (15N8), having gone high at the previous edge of CLK0D, signals to the processor that the cycle is complete and the memory is no longer busy.

A DMA read and set and MAT read and set operation is similar to a regular read and set operation, except that only bit 0 is set.

A MAT read and set dirty bit is also similar to a regular read and set operation except that bit 2 is set.

### 13.2.2.3 Read Fullword (Cache Bypassed)

The LBC operates in the cache bypassed mode for any DMA read operation, or for a CPU read operation with the cache bypass strap (16L7) removed (bypass enabled). When the LBC is not equipped with the cache buffer option, it must operate in the bypassed mode. Additionally, those equipped with the cache buffer may be operated in this mode for test or troubleshooting purposes.

A read fullword operation begins with the processor setting up the address bus and control lines to their appropriate states followed by the initiation of the cycle with ER0 (13G7) being activated. ER0 sets the MB1 flip-flop (13K7), causing the address register (3B3,3B7) and control registers (3A6) to be latched and the TA timer flip-flop (16B6) to be set. Lines MX021:031, LMB001:151 (3G3), and MEA000:030 (Sheet 9) are presented with the address which is latched into the selected STM by MCIO (16S5). After satisfying the STM address hold time, EAO (16S4) going active tri-states the address drivers (3E3,3E7,9L8).

TA161 (15G1) going active sets the RE1 flip-flop (15J3) which, in turn, activates the UDR (Sheets 8 and 9) and MRE0 (9G1). The STM responds in 240 nanoseconds by activating MRDS0 (9G6) signaling that lines LMB001:381 have been loaded with the read data. RDS0 causes the RE1 flip-flop (15J3) to be reset, removing MRE0 (9G1), latching the UDR (Sheets 8 and 9) and starting the TB timer (16B2). Data lines D000:310 and UP000:060 propagate through the parity checkers (Sheets 4 and 5), generating the Error Check and Correction (ECC) syndrome code on lines P000:060. If no data bit errors are generated, the syndrome code lines are all low deactivating MERO (5N2). If a single data bit is in error, MERO goes low along with one output from the DC error decoder (5J8) and one output from the DA or DB error decoders. One of the correction lines EB000:310 (Sheet 6) or EPB000:060 (7C4) goes high, causing the data bit input to the GDR (Sheet 6) or GPR (7F4) to be corrected (inverted). If any two data bits are in error, MERO goes low, correction lines EB000:310 and EPB000:060 remain low (no correction), and the uncorrectable error decoder (7M5) goes low, allowing the UCE0 flip-flop (7N4) to be activated.

TB080 causes lines LDBY01:31 and LDGP1 (14M6) to load and enable the GDRs (Sheet 6) and the GPR (7F3), placing the data (corrected) onto lines D000:310 and GP000:060. ODD1 (16N3) going active places this data onto the MDS000:310 lines (2A5) for the processor. If an error has been detected, TBB101 (15A1) activates ED1 and ED0 enabling the write data drivers (Sheets 8 and 9) onto LMB001:381; TBB121 (15A3) activates WE0, enabling MWE0 (9G4); and WE0 (14J3) going inactive causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7). If no errors were detected, NE1 (14J2) going active causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7). CLK0D (15M9) going active with DUA0 inactive raises the LMBY0 line, signaling to the processor that the memory is no longer busy.

### 13.2.3 Cache Option Description

The LBC is equipped with a 256-word cache buffer. The following is a brief description of the cache circuit.

The cache consists of a 256x36 cache buffer (11H1-11H8) which contains byte parity logic (11L1-11L8) and a parity error indicator circuit (11R7). A 64x14 index buffer (12F6) and a 14-bit address comparator (12M3, 12M7) is used to directly map 4-word sets (quadword blocks) stored in the cache buffer. A 64x1 (1/4 of 256x1 RAM IC 26R) validator buffer (12N1) is used to qualify the contents of the index buffer.

The cache buffer is loaded with four consecutive words of data any time a CPU read operation is executed at an address which is not contained in the index buffer (MIS1 high) (12S6), or which is not qualified by the validator (NVAL1 high) (12R3). The cache buffer is also updated with the single word of a store fullword or partial word operation if the index buffer contains the address (MIS1 low) and it is qualified by the validator (NVAL1 low). In this way, the contents of a valid block (4-word set) always matches what is stored in the STM.

The memory system contains up to 4 Mb (1 M words) of storage and the cache buffer contains 256 words (64 x 4-word sets) of storage. The cache buffer is always loaded with a 4-word set as addressed by the index field (refer to Figure 13-11).




Figure 13-11 Physical Address Fields

This word set may be stored in the STM at any one of the 1,024 locations as addressed by the tag field. When the cache buffer is loaded with a 4-word set, the 14 bits of the tag field are loaded into the index buffer, and the validator bit is set at the location as addressed by the index field. A subsequent CPU read from one of the four word locations generates a match condition at the index address comparator (12M3, 12M7, causing MIS1 (Index Mismatch) to go inactive. Validator output NVAL1 (not valid) goes inactive and is Ored with MIS1, allowing the HIT1 flip-flop to be set. This is called a cache Hit and indicates that the word being addressed is contained in the cache buffer. CPU reads from word locations that are not stored in the cache buffer cause MIS1 (12S6) or NVAL1 to go active, preventing the HIT1 flip-flop from being set. This is called a cache Miss.

#### 13.2.4 CPU Read Fullword (Cache Enabled)

##### 13.2.4.1 Cache Miss

Upon initially powering up the system, a CPU read from any memory location must produce a Miss (refer to cache description) condition because the cache buffer is volatile, and depowering the system causes its contents to be lost. When the console power switch has been placed to the ON position or the INITIALIZE switch has been depressed, the main memory remains in the burst refresh mode for a period of time determined by the initialize timer. During this period of time, the validation buffer (12N2) is input with refresh addresses A150:200 from its address multiplexor (12K2), the data input VAL1 is set low (invalid), and the write enable is activated by TA061 (12N3) at IC 22C pin 05. This causes all 64 locations of the invalidator to be written to the invalid state synchronously with the performance of the burst refresh operation.

When the processor initiates the first CPU read, the validator causes NVAL1 (12S6) to go active, preventing the HIT1 flip-flop from being set and activating QWM0, QWM1, and QWEO (16S7). QWEO (9K7) causes LMB160 to go low, signaling to the STM that a quadword operation is to be initiated. QWM1 (16K6) allows TA101 to activate MCI0, starting a quadword read cycle. TA160 (15F4) going active sets the RE1 flip-flop (15J3) which, in turn, activates the UDR (Sheets 8 and 9) and MRE0 (9G1). The STM responds in 240 nanoseconds by activating MRDS0 (9G6), signaling that lines LMB001:381 have been loaded with the read data. RDS0 causes the RE1 flip-flop (15J3) to be reset, removing MRE0 (9G1), latching the UDR (Sheets 8 and 9), and starting the TB timer (16B2). Data lines D000:310 and UP000:060 propagate through the parity checkers (Sheets 4 and 5), generating the Error Check and Correction (ECC) syndrome code on lines P000:060. If no data bit errors are generated, the syndrome code lines are all low deactivating MERO (5N2). If a single data bit is in error, MERO goes low along with one output from the DC error decoder (5J8) and one output from the DA or DB error decoders. One of the correction lines EB000:310 (Sheet 6) or EPB000:060 (7C4) goes high, causing the data bit in error to be input to the GDR (Sheet 6) or GPR (7F4) to be corrected (inverted). If any two data bits are in error, MERO goes low, correction lines EB000:310 and EPB000:060 remain low (no correction), and the uncorrectable error decoder (7M5) goes low, allowing the UCEO flip-flop (7N4) to be activated. UCEO (12A1) going active causes VAL1 (12N1) to go low, invalidating the word to be stored in the cache buffer.

LDGP1 and LDBY01:31 (14M5-14M9) are activated, loading the corrected word and parity bits into the GDR (Sheet 6) and GPR (7F3). RURE1 (15K4) causes UDD0 to go active and GDD1 to go inactive, disabling the UDR (Sheets 8 and 9) and enabling the GDR and GPR. The corrected word data is output to lines MDS000:310 by the CDR (Sheet 2), returning the word requested by the processor. This word is also written into the cache buffer via lines D000:310 (11J7), along with four parity bits generated by the cache parity circuits (11L2-11L8). If a memory error has been detected, ME1 (15B3) is active, allowing TB121 to activate WEO (15F3) and MWE0 (9G4), causing the corrected data (D000:310 and GP000:060) appearing on lines LMB001:381 (Sheets 8 and 9) to be written back into the STM. WE1 (15E3) going inactive sets the EWE1 flip-flop (15F3), causing the RE1 flip-flop (15J3) to be set and the ME1 and NE1 flip-flop (15L2) to be reset. TBB040 (3H7) or NE1 (no error detected) causes the word counter (WA011 and WA001) to be advanced, placing the next word address on lines MWA001 and 011 (9G5) prior to MRE0 (9G1) being reactivated. The STM responds with the second word of data reactivating MRDS0 within 40 nanoseconds after MRE0 has gone active. The word, along with the parity bits, is processed by the ECC circuit and stored into the cache buffer at the next word address; but it is not output onto lines MDS000:310. The processor, having received the first word of data, no longer expects an output from the memory, but is waiting for the memory to go not busy.

This cyclic mode of operation continues until the fourth word has been read from the STM and has been processed. WCO (15G2) goes active when the word address counter (3N6) has been advanced to the fourth word count, preventing the RE1 flip-flop (15J3) from generating any further MRE0 (9G1) pulses. After processing the fourth word, WCC1 (14J2) goes inactive, causing NCLR1 (13G9) to reset the MB1 flip-flop (13K7). The cache buffer (11H5) now contains the 4-word set that resides in the STM at the tag field address (A080:210), which is stored in the index buffer (12E5) at the location addressed by the index field (A220:270). If none of the four words contained uncorrectable errors, the validation buffer location, as addressed by the index field, is set (valid); otherwise, it is reset (not valid).

#### 13.2.4.2 Cache Hit

A cache hit occurs on a CPU read operation if MIS1 (16L7), NVAL1 (16L8) and PER1 (16L8) do not go active, thereby preventing QWM1, QWM0, and QWEO from going active. This causes the word of data to be output from the cache buffer (11H5) onto lines D000:310 which are loaded into the ODR (Sheet 2) and output onto lines MDS000:310.

A cache hit occurring on a store fullword or store partial word operation causes the new word stored in the STM to be loaded into the cache buffer. A cache hit occurring on a test error logger operation or read and set operation, and an uncorrectable error being detected on a store partial word operation cause the valid bit to be reset (not valid). Cache operation criteria is provided in Table 13-4.

#### 13.2.5 Read Error Logger (Including ECC Description)

The error logger consists of an 8k x 1 (two 4k x 1 RAMs) buffer (10L8), an address multiplexor (10F1), a 16-bit shift register (10K1 and 10K5), a shift address generator (10D6), a syndrome code register (10C8), an Error Status flip-flop (10N2), and control circuitry (Sheet 10).

##### 13.2.5.1 ECC Circuit Description

The Error Check and Correction (ECC) circuitry (Sheets 4 through 7) consists of parity/syndrome generators P000:060 (Sheets 4 and 5); error detector MER0 (5M3); first-level error decoders DA0:7, DB0:7, and DC0:7 (5J7); correction bit decoders EB000:160 (Sheet 6) and EPB000:060; uncorrectable error detector (UCE0) with LED display indicator (7M5 and 7R7); and Exclusive-OR bit correction gates (Sheets 6 and 7). The ECC code implemented provides detection and correction of all single-bit errors and detection of all double-bit error combinations.

TABLE 13-4 CACHE OPERATICN CRITERIA

LOAD CACHE BUFFER	
1.	Store Fullword operation with a hit (singleword load)
2.	Store Partial Word operation with a hit (singleword load)
3.	CPU Read with a miss or cache parity error (quadword load)
RESET VALID BIT (INVALIDATE)	
1.	Test Error Logger operation with a hit.
2.	Read and Set operaticn with a hit.
3.	Store Partial Word operation with uncorrectable error and a hit.
4.	Quadword load to cache buffer with uncorrectable error(s).
5.	Initialization or power-up of system (invalidates all 64 locations)
SET VALID BIT	
1.	Quadword load to cache buffer with no uncorrectable errors detected.
LOAD INDEX BUFFER	
1.	Quadword load

The Error Correction Code (ECC) logic is used to generate the proper parity bits (P00:P06) when writing into the STM (LMB32:LMB37) or to check the 39-bit data word read from the STM.

When writing into memory, the data to be written is available on D00:D31. The seven parity bits (UP00:UP06) are forced low. The resulting parity bit (P00:P06) outputs, along with the 32-bit data word, are written to the STM. (Refer to Table 13-5.)

Reading from the STM fetches a 39-bit data word, which is provided on the inputs of the ECC logic (D00:D31 and P00:06). The syndrome output should be all zero if there is no error. (Refer to Table 13-5.) The syndrome output bits (P00:P06) are decoded to correct any single-bit error. Refer to Table 13-6 for decoding the syndrome bits after a read operation.





TABLE 13-6 ECC SYNDROME CODE

S000	S010	S020	S030	S040	S050	S060	ERROR	LOCATION
0	0	0	0	0	0	0	NE	0
0	0	0	0	0	0	1	PB6	1
0	0	0	0	0	1	0	PB5	2
0	0	0	0	0	1	1	ME	3
0	0	0	0	1	0	0	PB4	4
0	0	0	0	1	0	1	ME	5
0	0	0	0	1	1	0	ME	6
0	0	0	0	1	1	1	DB28	7
0	0	0	1	0	0	0	PB3	8
0	0	0	1	0	0	1	ME	9
0	0	0	1	0	1	0	ME	10
0	0	0	1	0	1	1	DB27	11
0	0	0	1	1	0	0	ME	12
0	0	0	1	1	0	1	DB19	13
0	0	0	1	1	1	0	DB11	14
0	0	0	1	1	1	1	ME	15
0	0	1	0	0	0	0	PB2	16
0	0	1	0	0	0	1	ME	17
0	0	1	0	0	1	0	ME	18
0	0	1	0	0	1	1	DB26	19
0	0	1	0	1	0	0	ME	20
0	0	1	0	1	0	1	DB18	21
0	0	1	0	1	1	0	DB10	22
0	0	1	0	1	1	1	ME	23
0	0	1	1	0	0	0	ME	24
0	0	1	1	0	0	1	DB23	25
0	0	1	1	0	1	0	DB15	26
0	0	1	1	0	1	1	ME	27
0	0	1	1	1	0	0	DB31	28
0	0	1	1	1	0	1	ME	29
0	0	1	1	1	1	0	ME	30
0	0	1	1	1	1	1	ME	31
0	1	0	0	0	0	0	PB1	32
0	1	0	0	0	0	1	ME	33
0	1	0	0	0	1	0	ME	34
0	1	0	0	0	1	1	DB25	35
0	1	0	0	1	0	0	ME	36
0	1	0	0	1	0	1	DB17	37
0	1	0	0	1	1	0	DB9	38
0	1	0	0	1	1	1	ME	39
0	1	0	1	0	0	0	ME	40
0	1	0	1	0	0	1	DB22	41
0	1	0	1	0	1	0	DB14	42
0	1	0	1	0	1	1	ME	43
0	1	0	1	1	0	0	ME	44
0	1	0	1	1	0	1	ME	45
0	1	0	1	1	1	0	ME	46
0	1	0	1	1	1	1	ME	47

0

1

2

TABLE 13-6 ECC SYNDROME CODE (Continued)

S000	S010	S020	S030	S040	S050	S060	ERROR	LOCATION
0	1	1	0	0	0	0	ME	48
0	1	1	0	0	0	1	DB20	49
0	1	1	0	0	1	0	DB12	50
0	1	1	0	0	1	1	ME	51
0	1	1	0	1	0	0	DB3	52
0	1	1	0	1	0	1	ME	53
0	1	1	0	1	1	0	ME	54
0	1	1	0	1	1	1	ME	55
0	1	1	1	0	0	0	DB7	56
0	1	1	1	0	0	1	ME	57
0	1	1	1	0	1	0	ME	58
0	1	1	1	0	1	1	ME	59
0	1	1	1	1	0	0	ME	60
0	1	1	1	1	0	1	ME	61
0	1	1	1	1	1	0	ME	62
0	1	1	1	1	1	1	ME	63
1	0	0	0	0	0	0	PB0	64
1	0	0	0	0	0	1	ME	65
1	0	0	0	0	1	0	ME	66
1	0	0	0	0	1	1	DB24	67
1	0	0	0	1	0	0	ME	68
1	0	0	0	1	0	1	DB16	69
1	0	0	0	1	1	0	DB8	70
1	0	0	0	1	1	1	ME	71
1	0	0	1	0	0	0	ME	72
1	0	0	1	0	0	1	DB21	73
1	0	0	1	0	1	0	DB13	74
1	0	0	1	0	1	1	ME	75
1	0	0	1	1	0	0	DB2	76
1	0	0	1	1	0	1	ME	77
1	0	0	1	1	1	0	ME	78
1	0	0	1	1	1	1	ME	79
1	0	1	0	0	0	0	ME	80
1	0	1	0	0	0	1	ME	81
1	0	1	0	0	1	0	DB30	82
1	0	1	0	0	1	1	ME	83
1	0	1	0	1	0	0	DB1	84
1	0	1	0	1	0	1	ME	85
1	0	1	0	1	1	0	ME	86
1	0	1	0	1	1	1	ME	87
1	0	1	1	0	0	0	DB6	88
1	0	1	1	0	0	1	ME	89
1	0	1	1	0	1	0	ME	90
1	0	1	1	0	1	1	ME	91
1	0	1	1	1	0	0	ME	92
1	0	1	1	1	0	1	ME	93
1	0	1	1	1	1	0	ME	94
1	0	1	1	1	1	1	ME	95

3

4

5

TABLE 13-6 ECC SYNDROME CODE (Continued)

S000	S010	S020	S030	S040	S050	S060	ERROR	LOCATION
1	1	0	0	0	0	0	ME	96
1	1	0	0	0	0	1	ME	97
1	1	0	0	0	1	0	DB29	98
1	1	0	0	0	1	1	ME	99
1	1	0	0	1	0	0	DB0	100
1	1	0	0	1	0	1	ME	101
1	1	0	0	1	1	0	ME	102
1	1	0	0	1	1	1	ME	103
1	1	0	1	0	0	0	DB5	104
1	1	0	1	0	0	1	ME	105
1	1	0	1	0	1	0	ME	106
1	1	0	1	0	1	1	ME	107
1	1	0	1	1	0	0	ME	108
1	1	0	1	1	0	1	ME	109
1	1	0	1	1	1	0	ME	110
1	1	0	1	1	1	1	ME	111
1	1	1	0	0	0	0	DB4	112
1	1	1	0	0	0	1	ME	113
1	1	1	0	0	1	0	ME	114
1	1	1	0	0	1	1	ME	115
1	1	1	0	1	0	0	ME	116
1	1	1	0	1	0	1	ME	117
1	1	1	0	1	1	0	ME	118
1	1	1	0	1	1	1	ME	119
1	1	1	1	0	0	0	ME	120
1	1	1	1	0	0	1	ME	121
1	1	1	1	0	1	0	ME	122
1	1	1	1	0	1	1	ME	123
1	1	1	1	1	0	0	ME	124
1	1	1	1	1	0	1	ME	125
1	1	1	1	1	1	0	ME	126
1	1	1	1	1	1	1	ME	127

6

7

NOTE

PB = Parity Bit  
 DB = Data Bit  
 ME = Multiple Bit Error

During a faulty read operation, data from the STM is input to the parity check generators causing one or more parity/syndrome lines P000:060 to go high and activating MERO (5N2). These lines are also input to the first level decoders (5J5-5J8), whose outputs are further decoded by the correction bit generators (Sheet 6 and 7C3). If a single-bit error is detected, one correction line EB000:160 or EPB000:060 goes high (active), correcting the bit in error. If the error detected was not a single bit error, lines EB000:160 and EPB000:060 remain low (no correction) causing UCEO (7N3) to go active and latching the address (1 of 4) of the faulty STM in the uncorrected error display (7R7).

#### 13.2.5.2 Error Logger Description

Parity/syndrome lines P000:060 are latched in the syndrome register (10C8) whose outputs S000:S050 are steered onto error log address lines ELA04:11, along with the word address lines WA000 and 010 via the address multiplexors (10E1 and 10G1). Line S060 is used as the error log RAM Chip Enable (CE) decode, placing all even codes (refer to Table 13-6) into 4k x 1 RAM 17k (10K8) and odd codes into 4k x 1 RAM 14k (10N8). STM module select address lines ELMA0:3 (10J7 and 10M7) are input directly to the 4k x 1 RAMs as most significant addresses. ME1 (10F5) and ME0 (10R7), having gone active, cause a low to be written into the address location of the selected RAM. In this way, all the information necessary to locate the failing bit (syndrome code lines S000:060) of a specific word column (WA000 and 010) on the faulty STM (ELMA0:3) is contained by the error log RAM address. The single bit (LD01 or LD02) stored at a specific address validates the address information (zero stored) or invalidates it (one stored).

There are two operations provided for obtaining error logger information; read error logger status and read error logger. Both operations are initiated by sending the read error log code on lines RD011:31 and setting address bit LMA030 for a read error logger status or resetting address bit LMA030 for a read error logger operation.

A read error logger status operation responds with line MDS160 being set if the error logger contains error information, or reset if no errors have been stored. The status flip-flop (10N2) is reset upon performing a read error logger status operation. A read error logger operation takes the address presented on lines LMA080:180 and steers it to the error log RAMs (10K8, 10N8) via the address multiplexor, along with lines AD01:21 from the shift counter (10E5). The contents of eight address locations are read from each 4k x 1 RAM (operated in parallel) and loaded into their respective shift registers. Each address location is written back to a one (no error state) before reading out from the next address location. The timing used to perform this operation is derived from system clocks CLK1D and SCLK1A (10B4).

After loading the shift registers, their contents are enabled onto lines D160:310, which output onto lines MDS 160:310 by the output data register (Sheet 2). AD31 (14J2) going active causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7), readying it to accept the next ERO. RCAR0 (10M3), having gone active, allows the ELDUA1 flip-flop to be reset, removing DUA0 (15M8) and causing LMBY0 (15N8) to be deactivated on the next transition of CLKOD.

### 13.3 MNEMONICS

The following is a list of the mnemonics used on the LBC board. The meaning and 35-771D08 schematic source of each signal are provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
A080:A310	Internal address bus lines	Sheet 3
AD01:AD31	Shift counter bits	10E6
BMCIO	Buffered memory cycle initiate	9R6
BMVFO	Buffered memory voltage failure	3S8
BSCLRO	Buffered system clear	9R4
BYP0/1	Cache bypass	16K6,16L8
CAENO/1	Cache enable flip-flop	16S6
CAR1	Refresh counter carry	13H5
CAWEO	Cache write enable	11E2
CB011:CB031	Control bits	3G8
CH1T1	Cache Hit	12S5
CLKOD	Buffered processor clock	10D4
CLK1C	Processor clock	9N8
CLK1D	Buffered processor clock	9S8
CLRO	Cycle steal clear	13D2
CLROB	Clear DU circuit	15E7
CLTB1	TB timer feedback	16A1
CPER1	Buffered cache parity detect	16R8
CVF1	Clear voltage fail detector	14E8
D000:D310	Internal data bus lines	Sheets 2,6,8, 9,10,11
D000A	Test and set bit	15K5
D160A	Test and set bit	15K6
DA0:DA7	First-level error decode bits	5K6,5K7
DB0:DB7	First-level error decode bits	5K5,5K6
DC0:DC7	First-level error decode bits	5K8,5K9
DERRO	Disable error correction line	5G6
DHWO	Buffered DMA halfword line	3D6
DMAHWO	DMA halfword line	3A6
DPR1	Depower line	13K2
DRFWO/1	DMA read fullword	14E7
DRSTO	DMA read and set	14D1
DSFWO	DMA store fullword	14D4
DSHWO	DMA store halfword	14D3
DUA0/1	Data unavailable	15N7

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
EAO/1	Enable address flip-flop	16S4
EB000:EB310	Data bit correction lines	Sheet 6
EDO/1	Enable data lines	15G1
ELMA00:30	Module address to error logger	3G2,3G3
ELO	Error logger select line	14H5
ELA04:ELA11	Error logger address lines	Sheet 10
ELDUA0/1	Error logger data unavailable	10N4
ELST1	Error logger status select line	14H5
END1	Standby end flip-flop	13F5
EPB000:EPB310	Parity bit correction lines	Sheet 7
ERO	Memory cycle start	13G7
EWE1	End write enable flip-flop	15F3
FNPM0/1	Nonpresent memory flip-flop	14S5
GDD1	Good data disable flip-flop	15N4
GP000:GP060	Good parity lines	7H2,7H4
HIT0/1	Cache hit flip-flop	12S6
LD01	Error logger RAM output	10L8
LD02	Error logger RAM output	10R8
LDBY01:LDBY31	Load byte	Sheet 14
LDGP1	Load good parity line	14M5
LDOD1	Load output data register	16K9
LMA080:310	Local memory address lines	Sheet 3
LMB001:381	Local memory bus lines	Sheets 3,8,9
LMBY0/1	Local memory busy flip-flop	15N8
MATRSD0	MAT read and set dirty bit	14D1
MATRSR0	MAT read and set reference bit	14D1
MBO/1	Memory busy flip-flop	13K8
MBOA	Buffered memory busy lines	13N7
MB1A	Buffered memory busy lines	13N7
MB1B	Buffered memory busy lines	13N8
MB1C	Buffered memory busy lines	13N8
MCC0	Memory cycle complete line	9G2
MCIO	Memory cycle initiate line	16R5
MDS000:MDS310	Processor data bus lines	Sheet 2
MEO/1	Memory error flip-flop	15L2
MEA000:MEA030	Memory expansion address lines	9G1,4
MERO	Memory error detect line	15M1,5N2
MER1	Memory error detect line	15F8,5N6
MIS1	Cache index compare line	12S6
MRDS0	Memory read data strobe	9G6
MREO	Memory read enable control line	9G1
MREFO	Memory refresh line	9G5
MVFO	Memory voltage fail	9N8
MWA001	Memory word address line	9G3
MWA011	Memory word address line	9G5
MWEO	Memory write enable control line	9G3

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
NCEO	Noncorrectable error line	9S8
NCLR1	Normal clear line	14R4
NEO/1	No error flip-flop	15N2
NPMO	Nonpresent memory line	14R4
NVAL1	Valid RAM data output	12N3
ODD1	Output data disable	16N3
P000:P060	Parity/syndrome bits	Sheets 4,5
PER1	Cache parity error line	11R5
PFSD0/1	P5 shutdown lines	9R4
PRFW0/1	Processor read fullword line	14H5
PSBY0	Processor store byte line	14D2
PSEL1	Processor select line	3A6
PSEL1A	Buffered processor select line	3D6
PSFW0	Processor store fullword line	14D4
PSHW0	Processor store halfword line	14D3
PUIO	Power-up initialize line	13F4
QWEO	Quadword enable line	16S7
QWMO/1	Quadword mode lines	16S8
RCARO	Ripple carry line	10L3
RCLCO/1	STM refresh clear lines	9N5
RCLRO	Internal refresh clear line	13F5, 13H4
RCTO/1	Refresh clear time select lines	13G9, 13L4
RD011	ROM data line	3E7
RD021	ROM data line	3E7
RD031	ROM data line	3E7
RDS0/1	Buffered memory read data strobe lines	9R5
RE0/1	Read enable flip-flop	15K3
REF0/1	Refresh mode control lines	13N3
REF0A	Buffered refresh mode control line	13J3
REL1	Read error logger line	14H5
REQ1	Cycle steal request flip-flop	13D2
RFA0:PFA7	Refresh address bus	13N5
RFQ1	Refresh queue flip-flop	15L6
RFW1	Read fullword control line	14G6
RCAST1	Read and/or set control line	14H6
RSELO	Refresh cycle steal select line	13G4
RSTO/1	Read and set control lines	14H2
RURE1	Data bus control line	14M7
S000:S060	Syndrome bit lines	10D8, 10D9
SBY1	Store byte control line	14H2
SCLK0A	Buffered processor shift clock	10D4
SCLK1	Processor shift clock	9N8
SCLK1A	Buffered processor shift clock	9S7

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
SCLRO	Systems clear relay contact	13A3
SCLROA	Systems clear line	13A3
SCLROB	Buffered systems clear line	13G4
SCLROC	Buffered systems clear line	13A4
SCLR1B	Buffered systems clear line	13A3
SFW0/1	Store fullword lines	14H4
SHIFT1	Shift register advance line	10L2
SHW1	Store halfword line	14H4
SPW0/1	Store partial word line	14H2
STB0/1	Standby mode flip-flop	13H2
TA001:TA201	TA timer outputs	Sheet 16
TB001:TB161	TB timer outputs	Sheet 16
TEL0/1	Test error logger control lines	14H2
UCE0/1	Uncorrectable error flip-flop	7R4
UDD0/1	Uncorrectable data disable flip-flop	15L3
UFP1	P5U pullup	13F1
UP000:UP060	Uncorrected parity bit lines	9J8
VAL0/1	Valid bit data input	12H1
VF1	Voltage fail flip-flop	13N4
WA000/1	Word address counter bits	3S5
WA010/1	Word address counter bits	3S5
WCO	Word counter carry	3S8
WCC0/1	Word counter carry	3S7
WDENO	Write data enable line	14M9
WEO/1	Write enable lines	15E3
WRT0	Write control line	13J1
WRT0A	Buffered write control line	3M1
WRT1	Buffered write control line	14A3
XRP1	P5 pullup	15N3
XRP2	P5 pullup	14K3
XRP3	P5 pullup	3S7
XRP4	P5 pullup	10N4



CHAPTER 14  
3230 STORAGE MODULE

14.1 INTRODUCTION

The Storage Module (STM) is a random access memory using either 16k or 64k dynamic MOS RAM chips as the storage element. Depending on the STM's functional variation, the total memory per STM is either 512 kb (F02), 1.024 Mb (F03) or 2.048 Mb (F04). The STM has on-board 4-way interleaving capability. The 39-bit data field is broken into 32 data bits and 7 parity bits. An organizational list of the STM functional variations is shown in Table 14-1. A block diagram of the STM is provided on Sheet 1 of functional schematic 35-764D08. A description of each block is given in the following sections.

TABLE 14-1 FUNCTIONAL VARIATIONS

PART NO.	VARIATION	MEMORY CAPACITY	ORGANIZATION	STORAGE ELEMENT
35-764	F02	512 kb	128 k x 39	16 k x 1
	F03	1.024 Mb	256 k x 39	64 k x 1
	F04	2.048 Mb	512 k x 39	64 k x 1

14.1.1 Module Select

Module select contains a set of 4 binary coded switches that permit the selection of modules from 1 of 16 STMs to a total capacity of 8 Mb (8 Mb mode). In addition to the switches, there is a strap option for three more expansion lines. This option provides the means to access additional memory up to 16 Mb (16 Mb mode). A component block layout is shown in Figure 14-1. Figure 14-2 is an example of the module selection switches.

Table 14-2 is a decode table for memory expansion up to 4 Mb using the 35-771 LBC. Table 14-3 is a decode table for memory expansion up to 8 Mb using the 35-806 LBC. Table 14-4 is an expansion decode table for memory exceeding 8.192 Mb and up to 16.384 Mb. The 35-771 LBC can be used for expansions up to 4 Mb only. For memory expansions between 8.192 Mb and 16.384 Mb, only the F03 (1 Mb) and F04 (2 Mb) modules may be used.





Figure 14-1 2.0 Mb STM Component Block Layout



NOTE

SWITCH POSITION IS CLOSED ON THE SIDE ON WHICH THE DOT APPEARS.

Figure 14-2 Module Selection Switches

TABLE 14-2 MEMORY EXPANSION DECODE TABLE USING THE 4 MB 35-771 LBC  
(UP TO 4.096 MB - 4 MB MODE)

VARIATION	MEA030 Switch D	MEA020 Switch C	MEA010 Switch B	MEA000 Switch A	STM DECODED	STORAGE CAPACITY
F02	X	0	0	0	0	512 kb
	X	1	0	0	1	1,024 kb
	X	0	1	0	2	1,536 kb
	X	1	1	0	3	2,048 kb
	X	0	0	1	4	2,560 kb
	X	1	0	1	5	3,072 kb
	X	0	1	1	6	3,584 kb
	X	1	1	1	7	4,096 kb
F03	X	X	0	0	0	1,024 kb
	X	X	1	0	1	2,048 kb
	X	X	0	1	2	3,072 kb
	X	X	1	1	3	4,096 kb
F04	X	X	X	0	0	2,048 kb
	X	X	X	1	1	4,096 kb

NOTE

For STM strapping information, see Figure 14-4.

TABLE 14-3 MEMORY EXPANSION DECODE TABLE USING THE 8 MB 35-806 LBC  
(UP TO 8.192 MB - 8 MB MODE)

VARIATION	MEA030 Switch D	MEA020 Switch C	MEA010 Switch B	MEA000 Switch A	STM DECODED	STORAGE CAPACITY
F02	0	0	0	0	0	512 kb
	1	0	0	0	1	1,024 kb
	0	1	0	0	2	1,536 kb
	1	1	0	0	3	2,048 kb
	0	0	1	0	4	2,560 kb
	1	0	1	0	5	3,072 kb
	0	1	1	0	6	3,584 kb
	1	1	1	0	7	4,096 kb
	0	0	0	1	8	4,608 kb
	1	0	0	1	9	5,120 kb
	0	1	0	1	10	5,632 kb
	1	1	0	1	11	6,144 kb
	0	0	1	1	12	6,656 kb
	1	0	1	1	13	7,168 kb
	0	1	1	1	14	7,680 kb
1	1	1	1	15	8,192 kb	
F03	X	0	0	0	0	1,024 kb
	X	1	0	0	1	2,048 kb
	X	0	1	0	2	3,072 kb
	X	1	1	0	3	4,096 kb
	X	0	0	1	4	5,120 kb
	X	1	0	1	5	6,144 kb
	X	0	1	1	6	7,168 kb
X	1	1	1	7	8,192 kb	
F04	X	X	0	0	0	2,048 kb
	X	X	1	0	1	4,096 kb
	X	X	0	1	2	6,144 kb
	X	X	1	1	3	8,192 kb

NOTE

For STM strapping information, see Figure 14-4.

TABLE 14-4 MEMORY EXPANSION DECODE TABLE USING THE 8 MB 35-806 LBC  
(FOR MEMORY CAPACITY EXCEEDING 8.192 MB AND UP TO  
16.384 MB) (16 MB MODE)

VARIATION	MEA030	MEA020	MEA010	MEA000	STM DECODED	STORAGE CAPACITY
F03 *	0	0	0	0	0	1,024 kb
	1	0	0	0	1	2,048 kb
	0	1	0	0	2	3,072 kb
	1	1	0	0	3	4,096 kb
	0	0	1	0	4	5,120 kb
	1	0	1	0	5	6,144 kb
	0	1	1	0	6	7,168 kb
	1	1	1	0	7	8,192 kb
	0	0	0	1	8	9,216 kb
	1	0	0	1	9	10,240 kb
	0	1	0	1	10	11,264 kb
	1	1	0	1	11	12,288 kb
	0	0	1	1	12	13,312 kb
	1	0	1	1	13	14,336 kb
	0	1	1	1	14	15,360 kb
1	1	1	1	15	16,384 kb	
F04 *	X	0	0	0	0	2,048 kb
	X	1	0	0	1	4,096 kb
	X	0	1	0	2	6,144 kb
	X	1	1	0	3	8,192 kb
	X	0	0	1	4	10,240 kb
	X	1	0	1	5	12,288 kb
	X	0	1	1	6	14,336 kb
X	1	1	1	7	16,384 kb	

NOTE

For STM strapping information, see Figure 14-4.

14.1.2 Memory Cycle Start/End

The memory cycle is initiated by the negative-going edge of Memory Cycle Initiate (MCIO) and is disabled by Memory Cycle Complete (MCCO), terminating all memory operations. This block also initiates timing for the row and column address strobes.

14.1.3 LMB Description

14.1.3.1 LMB 001:381

LMB lines 001:381 carry the address, read/write data, to and from memory. During the address time, LMB lines 001:131 carry the row and column address to the RAMs. During the read/write time, LMB lines 001:381 carry the RAM data. Table 14-5 lists the function of each bus line.

TABLE 14-5 BUS LINE FUNCTIONS

1885

LMB	R/W MODE ADDRESS	NAME	REFRESH MODE ADDRESS	R/W DATA
001	Row Add	A0	Ref Address	Data Bit 0
011	Row Add	A1	Ref Address	1
021	Row Add	A2	Ref Address	2
031	Row Add	A3	Ref Address	3
041	Row Add	A4	Ref Address	4
051	Row Add	A5	Ref Address	5
061	Row Add	A6	Ref Address	6
071	Column Add	A7		7
081	Column Add	A8		8
091	Column Add	A9		9
101	Column Add	A10		10
111	Column Add	A11		11
121	Column Add	A12		12
131	Column Add	A13		13
141	Chip Row Access (MS)	A14		14
151	Chip Row Access (LS)	A15		15
161	Quad Word Enable	QWEO		16
171	Data			17
181	↓			18
191	↓			19
201	↓			20
211	↓			21
221	↓			22
231	↓			23
241	↓			24
251	↓			25
261	↓			26
271	↓			27
281	↓			28
291	↓			29
301	↓			30
311	↓			31
321	Check Bits			Check Bit 00
331	↓			01
341	↓			02
351	↓			03
361	↓			04
371	↓			05
381	↓			06

#### 14.1.3.2 LMB 001:061

During the address time of the bus function, LMB lines 0:6 latch the address of one of the 128-cell rows within each RAM chip in the array.

#### 14.1.3.3 LMB 071:131

During address time of the bus function, LMB lines 071:131 latch the address of one of the 128-cell columns within each RAM chip in the array.

#### 14.1.3.4 LMB 141:161

During the address time of the bus function, LMB lines 141:151 enable access to one of the 4-word rows in either the A or B array. LMB line 161, when low (inactive), enables access to all four rows (quadword) in either array.

#### 14.1.4 I/O Transceiver

The I/O transceiver carries data to and from the array on 39 bidirectional lines. The transceiver is controlled by the mode control circuitry via the Data Out Enable (DOEO) and Data In Enable (DIEO) signals.

#### 14.1.5 Mode Control

The mode control receives Memory Write Enable (MWE0) or Memory Read Enable (MRE0) signals from the LBC and generates Read, Data Out Enable (DOE), or Write, Data In Enable (DIE) signals to the I/O transceiver.

#### 14.1.6 Memory Read Data Strobe

The Memory Read Data Strobe (MRDS0) signal indicates availability of the read data on the LMB lines.

#### 14.1.7 Word Access Decoder

Lines MWA001:011 enable access to one of the 4-word rows in either the A or B array. These lines must agree with LMB lines 141:151.

#### 14.1.8 Strobe Clock Drivers

The address drivers access the storage cell within the selected RAM chip. The Row Address Strobe (RAS) and Column Address Strobe (CAS) clock drivers facilitate the R/W operation of the selected word in either the A or B array.

### 14.1.9 RAM Chip Array

The RAM chip array is configured in a horseshoe arrangement as shown in Figure 14-3, with one inner 39-bit quadword labeled A array which is divided into two blocks: block A, which consists of bits 0:18, and block B, which has bits 19:38. A complementary outer 39-bit quadword labeled B array is also divided into two blocks: block C, consisting of bits 0:18, and block D, consisting of bits 19:38.

1877




Figure 14-3 RAM Chip Array



## 14.2 STORAGE MODULE OPERATION

The module select switches and memory expansion straps enable selection of one of the possible 16 STMs. When a module is selected, a high level is generated on (MS1), Sheet 2 (H5). Figure 14-4 depicts module selection and contains tables listing memory expansion strapping.

### 14.2.1 Timing

#### 14.2.1.1 Start of Memory Cycle

A memory cycle starts upon arrival of the negative-going edge of (MCIO) as shown in Figure 14-5. Noting that the module has been selected (MS1 is high), MCIO clocks the memory busy flip-flop (A49) and generates (MB0), which latches the LMB lines 0:16 on the F02 version, as well as MEA020 and MEA030 on the F03 and F04 versions (3A4). Also generated by the memory busy flip-flop is MB1, which passes through a delay line (A62) and generates the row (RAS) and column (CAS) strobe timing, RAST1 and CAST1.

#### 14.2.1.2 End of Memory Cycle


Every memory cycle ends on the low-going edge of the Memory Cycle Complete (MCC0). MCC0 resets the memory busy flip-flop which disables RAST1 and CAST1, thus completing the memory cycle.

#### 14.2.1.3 Address Latches and Drivers

Upon arrival of MCIO, MB0 goes low and enables the address latches and expansion address (depending on the functional variation of the board) to latch in the row and column addresses (refer to Figure 14-6). LMB lines 141:151 (3A7), which select one of the 4-chip (word) rows (0-3) if a single fullword is desired, are also strobed. During the address time, LMB line 161 determines if a quadword is desired. If low, all four rows (words) in the array are enabled, and lines LMB 141:151 are ignored. When the row and column address are propagated through the driving circuitry, the single memory cell in the row or rows is selected.

#### 14.2.1.4 RAS Drivers

The leading edge of MCIO clocks the Memory Busy flip-flop (A49). MB1 is then passed through a delay line and also propagated through complementary AND gates (A50, A51), which generate RAS timing for both A and B arrays (RASTA1, RASTB1). (Refer to Figure 14-5.) The RAS timing strobes are then propagated through the word row decoding circuitry with the selected word row or rows depending upon the state of A141, A151, and QWEO at location 3A9. The output of the RAS drivers enables the selected rows of RAMs. All RAS drivers are selected simultaneously during a refresh cycle.



MODULE SELECT

A56 LOCATION

4 MB MODE (35-771 LBC)					
F02	.512 MB	6-11			
F03	1.0 MB	14-11	10-13		
F04	2.0 MB	14-11	10-13	2-15	

8 MB MODE (35-806 LBC)					
F02	.512 MB	12-11			
F03	1.0 MB	14-11	10-13		
F04	2.0 MB	14-11	10-13	4-15	

16 MB MODE (35-806 LBC)					
F03	1.0 MB	14-11	10-13		
F04	2.0 MB	14-11	10-13	6-15	

NOTE: STRAPPING OPTIONS ARE NECESSARY FOR F02, F03, AND F04 VARIATIONS.

A63 LOCATION

4 MB MODE (35-771 LBC)					
F02	.512 MB	12-6	8-9	11-14	
F03	1.0 MB	12-6	10-7	8-9	
F04	2.0 MB	8-9	10-7	6-13	11-5

8MB MODE (35-806 LBC)					
F02	.512 MB	12-6		11-14	
F03	1.0 MB	12-6		8-9	
F04	2.0 MB	8-9	10-7	12-6	11-5

16 MB MODE (35-806 LBC)					
F03	1.0 MB	12-6			
F04	2.0 MB	12-6	8-9	11-5	

Figure 14-4 Module Select Circuit




Figure 14-5 Timing Control




Figure 14-6 Address Latches and Decoder

14.2.1.5 Memory Word Access Decode

Refer to Table 14-6 during this discussion. The Memory Word Access (MWA001:011) lines are similar in function to LMB lines 141:151, which are discussed in the section on address latches and drivers. The lines in the decoder provide access to one of the 4-word rows in the A or B array. The MWA lines generate (WA0) and (WA1). These lines are used to steer the RAST1 and WT1 decoding to one of the 4-word rows during the Read-Modify-Write operation. (Refer to Figure 14-7.)

TABLE 14-6 BLOCK AND ROW DECODE TABLE

	LMB		MEA030	MEA010	BLOCK DECODED	ROW DECODED
	141	151				
F02	0	0	0	X	C/D	0
	0	1	0	X		1
	1	0	0	X		2
	1	1	0	X		3
	0	0	1	X	A/B	0
	0	1	1	X		1
	1	0	1	X		2
	1	1	1	X		3
F03	0	0	X	X	A/B	0
	0	1	X	X		1
	1	0	X	X		2
	1	1	X	X		3
F04	0	0	X	0	C/D	0
	0	1	X	0		1
	1	0	X	0		2
	1	1	X	0		3
	0	0	X	1	A/B	0
	0	1	X	1		1
	1	0	X	1		2
	1	1	X	1		3

Note: Zero indicates low level (<.8 V at connector).

### 14.2.1.6 Write Clock Drivers

The MWA lines are used to steer the write timing pulse WTA1 and WTB1 for selection of the appropriate word row to be written into. The word row is selected by the decoding of these strobes and by word select lines WA0 and WA1 and their inverse, which generate a low (active) pulse on the selected CWE line. (Refer to Figure 14-8.)

1146-2




Figure 14-7 Word Access Decode

1880




Figure 14-8 Write Clock Drivers

#### 14.2.1.7 Write Mode

A write to memory occurs upon arrival of Memory Write Enable (MWE0) going low (active). The output generates a high (inactive) level on the output of A66, Pin 7 (RE0). This signal disables the 4:1 multiplexors and thus enables the write data to be placed onto the internal bidirectional data bus. The Data Input Enable (DIE0) going low (active) activates I/O receivers which place the write data into the RAM chip's D input, as shown in Figure 14-9. Simultaneously, the Write Timing flip-flop (A49) is clocked and, along with single-shot pulse generator (A47), produces Write Timing Pulse WTA1 or WTB1. (Refer to Figure 14-6.) The presence of Chip Write Enable (CWE) (4B1) at both A and B arrays stores the data into the RAM location determined by LMB lines 001:131 during the address time. Figure 14-10 shows the timing during a write operation.

#### 14.2.1.8 Read Mode

A read from memory occurs when the selected STM receives Memory Read Enable (MRE0). This low-active signal generates the signal Data Cut Enable (DOE0). Since MWE0 is high (inactive) during this time, as shown in Figure 14-11, RE0 is low (active). This enables the 4:1 multiplexors to receive data from the RAMs. In addition, DOE0 is propagated through a delay (typically 12 ns) to an input of NAND gate A81 and is coupled with a delayed (typically 100 ns) CASET1 to generate a Memory Read Data Strobe (MRDS0) signal. (Refer to Figure 14-12.) The MWA lines then select one of four channels of the multiplexor which places the read data onto the internal bidirectional bus. The first MRDS0 (first word in the quadword mode) is delayed by CASET1 and delay line A77 (typically 100 ns), to insure proper setup and access time of the RAM data. The second, third, and fourth MRDS0s (in quadmode operation) are delayed by the RC circuit and propagation delay of the gates between A81, pin 8 (DOE0) and A81, pin 14 (MRDS0) (typically 20 ns).




Figure 14-9 Data Input/Output






Figure 14-10 STM Write Mode Timing Diagram




Figure 14-11 Read Control

1713-1




Figure 14-12 STM Read Mode Timing Diagram

### 14.2.1.9 Refresh


The dynamic nature of the RAM chips requires periodic refreshment of stored data every 2.0 ms. (Refer to Figure 14-13.) Refresh is accomplished when the STM receives the MREF0 signal. This signal sets the STM into the refresh mode, prevents write operations, and enables all RAS drivers to produce RAS clock to all RAMs.

Refresh (row) address lines are latched by arrival of MCIO and clocked by RAS into the RAMs. The STM operates in two refresh modes: cycle steal mode, and burst (battery backup) mode.

Cycle steal - 128 refresh cycles are generated every 2 ms in between read or write operations.

Burst (battery backup) - 128 refresh cycles are generated in one burst every 2 ms. In between the bursts, the P5S is shut down, thus reducing the current drain on P5U which is battery backed up.

1715-1



#### NOTES

1. APPLICABLE IN THE BURST REFRESH MODE ONLY
2. THE RISE AND FALL TIME OF RCLCO IS LESS THAN 100 ns (.8 V TO 2.4 V).

Figure 14-13 STM Refresh Mode Timing Diagram

## 14.2.2 Power Supply

### 14.2.2.1 Introduction

The 3230 STM uses two +5.0 V supplies: P5 and P5U. P5 powers the nonrefresh circuitry. P5U (which is a separate uninterrupted +5.0 V supply) is used to supply the RAM chips and refresh-related circuitry. P5U must be maintained to ensure valid memory. Another source derived from P5U is P5S (switched). The P5S is generated via an on-board PNP transistor switch controlled by PFSD0. P5S powers refresh control circuitry which is pulsed every 2 ms during battery backup operation.

### 14.2.2.2 P5S Power-Down

A P5S power-down sequence starts upon arrival of PFSD0 going low (active). This sets comparator A61, pin 10 high, which is compared to pin 11 (which maintains a 2.4 V level during normal operation). Since A61, pin 10 is higher than pin 11, pin 13 of A61 goes low, turning off the PNP transistor switch and thereby causing P5S to discharge eventually to ground. As P5S discharges below 4.8 V, A61, pin 14 goes low activating MCLC0, CC0, and RCLD0 to prevent an accidental write operation into RAMs. Low RCLC0 indicates to the controller (LBC) that the STM is in the low-power mode.

### 14.2.2.3 P5S Power-Up

P5S power-up is accomplished following the release of PFSD0=1 (inactive). PFSD0 going high turns on the PNP transistor switch which raises P5S to P5U level. Once P5S reaches approximately 4.8 V, A61, pin 14 goes high releasing RCLC0, CC0, and RCLD0. This signifies to the controller that the STM is ready to accept refresh cycles.

## 14.3 MNEMONICS

The following is a list of the mnemonics on the STM board. The meaning and the 35-764D08 schematic location of each signal are provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
BREFO	Buffered refresh	2E1
BSCLR0	Buffered systems clear	16B5
CA"A":CA"D"	Chip address lines (A-D)	3G1-9
CAEO	Column address enable	2M4
CAS"A":CAS"D"	Column address strobe	3M5-9
CASTA1:CASTB1	Column address strobe timing	2M4
CRAAO:CRADO	Row address strobe	3K1-9
CWEA:D	Chip write enable	4D1-9

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
DIEO	Data in enable	2M7
DOEO	Data out enable	2M8
LMB001:061	Local memory bus (row address and data lines)	3A2
LMB071:131	Local memory bus (column address and data lines)	3A5
LMB141:151	Local memory bus (word row selection and data lines)	3A7
LMB161	Local memory bus (single/quad select and data line)	3A7
LMB171:381	Local memory bus (data lines)	6E7
MBO	Memory busy	2D3
MCCO	Memory cycle complete	2A3
MCIO	Memory cycle initialize	2A3
MEA00:30	Memory expansion address	2B7
MRDSO	Memory read data strobe	2M8
MREO	Memory read enable	2E7
MREFO	Memory refresh	3A7
MS1	Module select	2H5
MWA001:011	Memory word access	2B9
MWEO	Memory write enable	2E7
MX031:011	Memory super expansion address	2A5
P5	+5 V supply	16A8
P5S	+5 V switched supply (internal)	16M7
P5U	+5 V uninterruptible supply	16L6
PFSDO	P5S shutdown	16B6
RAEO	Row address enable	2F4
RAST1	Row address strobe timing	2M2
RCLCO:DO	Refresh clear	16J5
REO	Read enable	2J6
REFO	Refresh	3C7
WAO, WA1	Word access select lines	2C9
WT1	Write timing	2N3

## CHAPTER 15 ADJUSTMENTS

### 15.1 INTRODUCTION

This section provides the adjustments for the EDMA Protocol Logic, EDMA control oscillator, and the High Performance Floating-Point Processor (HPFFP). The CPU clocks are derived from a crystal oscillator and require no adjustments.

### 15.2 EDMA PROTOCOL LOGIC OSCILLATOR ADJUSTMENT

These oscillators are set at the factory and usually do not require further adjustments. If adjustments are necessary, however, the following procedure should be followed (refer to Sheet 6 of Functional Schematic 35-770D08):

1. Turn processor power off.
2. Connect 04H09 to ground.
3. Connect 04B11 to ground.
4. Connect 04B04 to ground.
5. Turn processor power on.
6. With scope probe on QUE0 (04R08), adjust capacitor 02A (80-02) for a 60 to 65 nanoseconds pulse width of QUE0.
7. Attach another scope probe on SOT0 (04R11). Adjust capacitor 04A (02-80) for 270 to 280 nanoseconds from falling edge of QUE0 to falling edge of SOT0.

### 15.3 LOCAL MEMORY TO EDMA CONTROL OSCILLATOR ADJUSTMENT

Perform the following steps (refer to Sheet 5 of Functional Schematic 35-770D08):

1. Turn power off.
2. Connect 01A01 to ground.
3. Connect 01A04 to ground.
4. Turn power on.
5. Adjust capacitor 00A (80-02) for FDA1 to be a square wave period of 480 microseconds.

#### NOTE

If the waveform appears unstable, readjust the capacitor to a different position.

### 15.4 CLOCK ADJUSTMENTS FOR THE HPFPP

Refer to the High Performance Floating-Point Processor Installation and Maintenance Manual, Publication Number 29-705, while performing the following steps:

1. Turn CPU power off and remove the HPFPP.
2. Install an M80 Extender Board (28-015) in slot 6 of the processor chassis.
3. Install the HPFPP in the M80 Extender Board with the HPFPP-A Board on top.
4. Connect a scope probe to TP1 (100-2 on HPFPP-A) ACLK1A and adjust the scope time base for 20 nanoseconds/division. (Refer to Functional Schematic 35-715D08, Sheet 4, Location M7.)
5. Select nominal clocks by setting the dip switches in location 16A on the HPFPP-A to the following positions:

SWITCH #	POSITION	SWITCH #	POSITION
1	OFF	5	OFF
2	ON	6	OFF
3	OFF	7	ON
4	OFF	8	OFF

6. Turn CPU power on and momentarily ground pin 5 of the IC at 16B (HPFPP-A).

NOTE

Grounding 16B05 forces the HPFPP oscillator into a free-running condition which can be halted only by an initialize or power down.

7. Set the HPFPP clocks to nominal by adjusting the trimmer capacitor at location 14B on the HPFPP-A Board. Nominal clocks are:  
  
ACLK1A (TP-1) = 100 nanoseconds (rise edge to rise edge at 1.5 V levels)
8. Turn CPU power off and remove HPFPP from the extender board.
9. Remove extender board from the processor chassis.
10. Install the HPFPP-B Board in slot 6 and the HPFPP-A board in slot 5 of the processor chassis. Install the two 50-conductor cables between connectors 3 and 4 of the HPFPP-A and -B Boards.



## CHAPTER 16 02-663 TEST AID

### 16.1 INTRODUCTION

The 02-663 Test Aid is a compact, durable, and simple-to-use test fixture. It provides the necessary control to display the B, S, and ROM DATA (RD) buses of the processor, as well as the Control Store Address (CSA), four processor flags, Instruction Register (IR), and I/O attention lines (INT).

This chapter covers the operation, installation, and maintenance of the Test Display.

### 16.2 GENERAL DESCRIPTION

The 02-663 Test Aid consists of two printed circuit board assemblies, one of which is attached to the processor boards by two front cables. The other board is connected to the backpanel on one of the processor board positions and cabled to the first board by a single flat ribbon cable. Figure 16-1 shows the connections to the processor.

Figures 16-2 and 16-3 show the switch, displays, and cable connections of the test display.

The numbered parts illustrated in Figures 16-2 and 16-3 have the following functions:

1. Cable to CPU-B board connector 4, slot 05
2. Cable to CPU-A board connector 3, slot 04
3. Cable to Test Aid multiplexor
4. Control store address display
5. Display for selected bus
6. Bus selection switch
7. Flag register display
8. Cable from Test Aid multiplexor to display box
9. Connector to mate at location 0, slot 04
10. Connector to mate at location 1, slot 04




Figure 16-1 Test Aid Connections to Processor




Figure 16-2 Display Box




Figure 16-3 Test Aid Multiplexor Board

### 16.3 INSTALLATION AND OPERATION PROCEDURE

Install and operate the 02-663 Test Aid as follows:

1. Place the console power switch in the STANDBY position.
2. Install cable 1 (refer to Figure 16-2) on connector 4 of the CPU-B board, slot 05. (Refer to Figure 16-1.)
3. Install cable 2 (refer to Figure 16-2) on connector 3 of the CPU-A board, slot 04. (Refer to Figure 16-1.)
4. Put the Test Aid multiplexor on the backpanel CPU-A position, slot 04.
5. Connect the cable from the display box to the Test Aid multiplexor. The cable should lie flat with no twists.
6. Select the bus to be displayed, IR, B, S, or RD by switch 6 (refer to Figure 16-2).
7. Operate the system in the usual manner. The displays track the state of the buses.

### 16.4 POWER SUPPLY

Power is supplied to the Test Aid multiplexor directly from the backpanel. Power is supplied to the display board from the Test Aid multiplexor through the cable.

## 16.5 EXTENDER BOARD OPERATION

Cable 2 (refer to Figure 16-2) is provided with enough length for extender board operation.

## 16.6 TEST AID OPERATION

### 16.6.1 Test Aid Multiplexor

The Test Aid multiplexor buffers the flag register bits and sends them to the display board; it also corrects the logic levels of some signals and multiplexes the instruction register with I/O attention lines, B bus, and RCM Data Bus (RD Bus) data to the display board. The bus selection switch on the display board generates the two multiplexor control lines, IRO and RDO, which steer the multiplexors as follows:

IRO	RDO	FUNCTION TO DISPLAY
Low	Low	Nct used
Low	High	IR bus with attention lines
High	Low	RD bus
High	High	B bus

#### NCTE

The RD bus does not display RD bits 6, 7, or 8. Bit 7 is SFTEN1 (Single-Precision Floating-Point Enable); bit 6 is DFTEN1 (Double Precision Floating-Point Enable); and bit 8 is tied to ground.

### 16.6.2 Display Board

The display board selects either the input from the backpanel board or the S bus data by a signal from the selector switch. It then displays the selected bus on the hexadecimal display. The control store address is also inverted and displayed on hexadecimal displays. The flag register bits are displayed on individual LEDs.

## 16.7 TEST AID DISPLAY

The 02-663 Test Aid uses the Model 8/32 test display printed circuit assembly. The following is a mnemonic cross reference between the 8/32 test display schematics provided (35-612D08) and the Test Aid multiplexor board.

TEST AID  
CONN PIN NO.

8/32

02-663

203-5	SAB1ENO	IRO
103-5	SAB2ENO	RDO
121-5	CCO	FLR280
221-5	VCCO	FLR290
120-5	GCCO	FLR200
220-5	LCCO	FLR310
216-3	CSAD040	CSAR200
116-3	CSAD050	CSAR210
218-3	CSAD060	CSAR220
117-3	CSAD070	CSAR230
219-3	CSAD080	CSAR240
118-3	CSAD090	CSAR250
220-3	CSAD100	CSAR260
120-3	CSAD110	CSAR270
222-3	CSAD120	CSAR280
121-3	CSAD130	CSAR290
223-3	CSAD140	CSAR300
122-3	CSAD150	CSAR310
119-5	SAB0	MXD001
219-5	SAB1	MXD011
118-5	SAE2	MXD021
218-5	SAB3	MXD031
117-5	SAB4	MXD041
217-5	SAB5	MXD051
116-5	SAB6	MXD061
216-5	SAE7	MXD071
115-5	SAB8	MXD081
215-5	SAE9	MXD091
114-5	SAB10	MXD101
214-5	SAE11	MXD111
113-5	SAB12	MXD121
213-5	SAB13	MXD131
112-5	SAB14	MXD141
212-5	SAB15	MXD151
111-5	SAE16	MXD161
211-5	SAB17	MXD171
110-5	SAB18	MXD181
210-5	SAE19	MXD191
109-5	SAB20	MXD201
209-5	SAE21	MXD211
108-5	SAB22	MXD221
208-5	SAE23	MXD231
107-5	SAB24	MXD241
207-5	SAE25	MXD251
106-5	SAB26	MXD261
206-5	SAE27	MXD271
105-5	SAB28	MXD281
205-5	SAE29	MXD291
104-5	SAB30	MXD301
204-5	SAE31	MXD311
204-4	CSD001	S001
105-4	CSD011	S011

TEST AID  
CONN PIN NO.

8/32

02-663

205-4	CSD021	S021
106-4	CSD031	S031
207-4	CSD041	S041
107-4	CSD051	S051
208-4	CSD061	S061
109-4	CSD071	S071
209-4	CSD081	S081
110-4	CSD091	S091
211-4	CSD101	S101
111-4	CSD111	S111
212-4	CSD121	S121
113-4	CSD131	S131
213-4	CSD141	S141
114-4	CSD151	S151
215-4	CSD161	S161
115-4	CSD171	S171
216-4	CSD181	S181
117-4	CSD191	S191
217-4	CSD201	S201
118-4	CSD211	S211
219-4	CSD221	S221
119-4	CSD231	S231
220-4	CSD241	S241
121-4	CSD251	S251
221-4	CSD261	S261
122-4	CSD271	S271
223-4	CSD281	S281
123-4	CSD291	S291
224-4	CSD301	S301
124-4	CSD311	S311

## CHAPTER 17 HIGH SPEED DATA HANDLING OPTION

### 17.1 INTRODUCTION

The High Speed Data Handling Option upgrades the autodrivers channel of the processor and adds two instructions to the user instruction repertoire. The autodrivers channel calculation time for CRC-BISYNC is greatly reduced and error checking capability is increased to include the CRC-SDLC format. The two added instructions are: Process Byte (PB) and Process Byte Register (PBR). These provide the capability to perform error checking of characters or generation of check characters one data byte at a time. An error check can be calculated in any one of the three formats: LRC, CRC-BISYNC (also called CRC-16), or CRC-SDLC.

### 17.2 BLOCK DIAGRAM ANALYSIS

The D bus receivers shown in Figure 17-1 buffer direct the I/O bus data to the appropriate logic. The address logic determines if the High Speed Data Handling Option has been selected by the processor. The steering counter logic determines what type of data is being sent to the board and enables the appropriate register for loading. Three types of data can be sent to the board: format data, residual check character data, or the current data character to be included in the residual check character. The format select register is set up by the format data from the processor. One of three formats can be selected: LRC, CRC-BISYNC, or CRC-SDLC. The current data character register contains the current data character for inclusion into the residual character. Table 17-1 contains the base numbers used to calculate the residual check character and is used to calculate CRC-BISYNC and CRC-SDLC. The table in use is selected by the format select logic. The check character buffer contains the residual check character and is updated with a new residual check character each time the current data character register is loaded. The D bus drivers gate data to the D bus when the processor attempts to read the check character buffer. The box active logic is part of the control logic that allows the board to accumulate an error check character. In the case of the 3221 processor operation, it captures the acknowledge interrupt signal when the check character buffer is read.

3215 ONLY  
SPECIAL




Figure 17-1 High Speed Data Handling Option Block Diagram



TABLE 17-1 DATA BASE TABLES

(a) Data for the CRC-BISYNC

00	0000	C0C1	C181	0140	C301	03C0	0280	C241
08	C601	06C0	0780	C741	0500	C5C1	C481	0440
10	CC01	0CC0	0D80	CD41	0F00	CFC1	CE81	0E40
18	0A00	CAC1	CB81	0B40	C901	09C0	0880	C841
20	D801	18C0	1980	D941	1B00	DBC1	DA81	1A40
28	1E00	DEC1	DF81	1F40	DD01	1DC0	1C80	DC41
30	1400	D4C1	D581	1540	D701	17C0	1680	D641
38	D201	12C0	1380	D341	1100	D1C1	D081	1040
40	F001	30C0	3180	F141	3300	F3C1	F281	3240
48	3600	F6C1	F781	3740	F501	35C0	3480	F441
50	3C00	FCC1	FD81	3D40	FF01	3FC0	3E80	FE41
58	FA01	3AC0	3B80	FB41	3900	F9C1	F881	3840
60	2800	E8C1	E981	2940	EB01	2BC0	2A80	EA41
68	EE01	2EC0	2F80	EF41	2D00	EDC1	EC81	2C40
70	E401	24C0	2580	E541	2700	E7C1	E681	2640
78	2200	E2C1	E381	2340	E101	21C0	2080	E041
80	A001	60C0	6180	A141	6300	A3C1	A281	6240
88	6600	A6C1	A781	6740	A501	65C0	6480	A441
90	6C00	ACC1	AD81	6D40	AF01	6FC0	6E80	AE41
98	AA01	6AC0	6B80	AB41	6900	A9C1	A881	6840
A0	7800	B8C1	B981	7940	BB01	7BC0	7A80	BA41
A8	BE01	7EC0	7F80	BF41	7D00	BDC1	BC81	7C40
B0	B401	74C0	7580	BE41	7700	B7C1	B681	7640
B8	7200	B2C1	B381	7340	B101	71C0	7080	B041
C0	5000	90C1	9181	5140	9301	53C0	5280	9241
C8	9601	56C0	5780	9741	5500	95C1	9481	5440
D0	9C01	5CC0	5D80	9D41	5F00	9FC1	9E81	5E40
D8	5A00	9AC1	9B81	5B40	9901	59C0	5880	9841
E0	8801	48C0	4980	8941	4B00	8BC1	8A81	4A40
E8	4E00	8EC1	8F81	4F40	8D01	4DC0	4C80	8C41
F0	4400	84C1	8581	4540	8701	47C0	4680	8641
F8	8201	42C0	4380	8341	4100	81C1	8081	4040

TABLE 17-1 DATA BASE TABLES (Continued)

(b) Data for the CRC-SDLC

00	0000	1189	2312	329B	4624	57AD	6536	74BF
08	8C48	9DC1	AF5A	BED3	CA6C	DBE5	E97E	F8F7
10	1081	0108	3393	221A	56A5	472C	75B7	643E
18	9CC9	8D40	BFDB	AE52	DAED	CB64	F9FF	E876
20	2102	308B	0210	1399	6726	76AF	4434	55BD
28	AD4A	BCC3	8E58	9FD1	EB6E	FAE7	C87C	D9F5
30	3183	200A	1291	0318	77A7	662E	54B5	453C
38	BDCB	AC42	9ED9	8F50	FBEF	EA66	D8FD	C974
40	4204	538D	6116	709F	0420	15A9	2732	36BB
48	CE4C	DFC5	ED5E	FCD7	8868	99E1	AB7A	BAF3
50	5285	430C	7197	601E	14A1	0528	37B3	263A
58	DECD	CF44	FDDE	EC56	98E9	8960	BBFB	AA72
60	6306	728F	4014	519D	2522	34AB	0630	17B9
68	EF4E	FEC7	CC5C	DDD5	A96A	B8E3	8A78	9BF1
70	7387	620E	5095	411C	35A3	242A	16B1	0738
78	FFCF	EE46	DCDD	CE54	B9EB	A862	9AF9	8B70
80	8408	9581	A71A	B693	C22C	D3A5	E13E	F0B7
88	0840	19C9	2B52	3ADB	4E64	5FED	6D76	7CFF
90	9489	8500	B79B	A612	D2AD	C324	F1BF	E036
98	18C1	0948	3BD3	2A5A	5EE5	4F6C	7DF7	6C7E
A0	A50A	B483	8618	9791	E32E	F2A7	C03C	D1B5
A8	2942	38CB	0A50	1BD9	6F66	7EEF	4C74	5DFD
B0	B58B	A402	9699	8710	F3AF	E226	D0BD	C134
B8	39C3	284A	1AD1	0E58	7FE7	6E6E	5CF5	4D7C
C0	C60C	D785	E51E	F497	8028	91A1	A33A	B2B3
C8	4A44	5BCD	6956	78DF	0C60	1DE9	2F72	3EFB
D0	D68D	C704	F59F	E416	90A9	8120	B3BB	A232
D8	5AC5	4B4C	79D7	685E	1CE1	0D68	3FF3	2E7A
E0	E70E	F687	C41C	D595	A12A	B0A3	8238	93B1
E8	6B46	7ACF	4854	59DD	2D62	3CEB	0E70	1FF9
F0	F78F	E606	D49D	C514	B1AB	A022	92B9	8330
F8	7BC7	6A4E	58D5	495C	3DE3	2C6A	1EF1	0F78

## 17.3 FUNCTIONAL DESCRIPTION

Sheet 2 of the High Speed Data Handling Schematic (02-428D08) contains the logic comprising the most significant portion (bits 0:7) of the Residual Check Character Register (RCCR). Sheet 3 of the schematic contains the least significant portion (bits 8:15) of the RCCR. The most significant bits can be loaded with three different data forms: data from the D bus, data from Table 17-1, or data from the RCCR itself. The least significant bits can also be loaded with three data formats. The major difference is that the former is loaded with its own contents, while the latter is loaded with the Exclusive-ORed data of the RCCR's most significant 8 bits and the least significant 8 bits of the Table Data (TDAT 8:15). The steering counter shown on Sheet 5 determines the format of data loaded into the RCCR.

Sheet 4 of the schematics contains the format register, Current Character Register (CCR), and the CRC tables. The CCR is an 8-bit register containing the data character currently being calculated into the RCCR. The CCR is loaded from the D bus if the steering counter (Sheet 5) causes it to be a destination. The output of the CCR is Exclusive-ORed with the least significant bits of the RCCR. The resultant data is used as the new residual check character in the LRC mode of error check or the resultant data is applied as an address on CRC tables. There are two distinct data groups that provide data base information for the calculation of character error checks in either a CRC-SDLC or CRC-BISYNC format. Selection of a specific character within the tables is accomplished by the address data from the Exclusive-ORed gates. This address information selects one 16-bit character out of a possible 256 in a given table. Table selection is accomplished by the Format Register (FMTR) which is loaded from the D bus if the steering counter (Sheet 5) selects the FMTR to be a destination. Data loaded into the FMTR specifies one of three types of error checking: LRC, CRC-BISYNC, or CRC-SDLC.

Sheet 5 of the schematics contains both timing and control logic for the High Speed Data Handling Board. This logic may be divided into three categories:

- addressing logic
- acknowledge logic
- clock steering logic

Depending upon strap options, the addressing logic determines if the board is selected by the processor. If TP6 is high, the processor has selected the board and an operation is in progress.

The High Speed Data Handling Option Board has a preferred device address of X'006' when strapped for operation on the processor. The acknowledge logic captures the RACK0 signal once the board is selected by the 3215 processor. The RACK0 signal, when captured, results in gating the contents of the RCCR to the D bus. The acknowledge logic is disabled when the board is set up for a 3240 processor and all RACK0s are propagated as TACK0s. Assuming the board is selected, every transition of CMD0 and DA0 (3240 processor only) or BCNT0 (3215 processor only) causes an internal clock to be generated in the clock steering logic. This clock toggles a 2-bit counter that steers a delayed clock to the appropriate destination register. There are three valid states:

- 01 causes the FMTR to be loaded.
- 10 causes the RCCR to be loaded from the D bus.
- 11 causes the CCR to be loaded and the RCCR to be updated.

The counter remains in state 11 until either an ADRS1 (3240 processor) or an ACK0 (3215 processor) is received. At this time the counter is cleared and the board returned to the initialized state until it is again accessed by the processor.

#### 17.4 CHARACTER ERROR CHECKING CALCULATIONS

The following examples describe the interaction between the processor and the High Speed Data Handling Option Board.

##### LRC Example:

1. The FMTR is loaded with X'02', placing the High Speed Data Handling Option Board in the LRC mode of error checking.
2. The RCCR is loaded with an initial residual of X'0000'. The initial residual can be any number.
3. The CCR is loaded with X'01' and is Exclusive-ORed with the least significant 8 bits of the RCCR.
4. The resultant data (step 3) is loaded into the least significant 8 bits of the RCCR leaving the most significant bits unchanged. The RCCR contains the value of X'001'.
5. The CCR is loaded next with an X'03' and Exclusive-ORed with the current contents of the RCCR. The resultant data is loaded into the RCCR. The content of the RCCR is X'002'.

##### CRC-BISYNC Example:

1. The FMTR is loaded with X'00', placing the High Speed Data Handling Option Board in the CRC-BISYNC mode of error checking.
2. The RCCR is loaded with an initial residual value of X'0000', but can be any number.
3. The CCR is loaded with X'01' and Exclusive-ORed with the least significant 8 bits of the RCCR.
4. The resulting data (step 3) is applied to the address inputs of the CRC-BISYNC portion of the ROM table. The CRC-BISYNC table output is X'C0C1'.
5. The most significant 8 bits of the ROM table output are loaded into the most significant 8 bits of the RCCR, and the least significant 8 bits of the ROM table output is Exclusive-ORed with the initial most significant 8 bits of the RCCR.
6. The resulting data (step 5) is loaded into the least significant 8 bits of the RCCR. The RCCR contains the value X'C0C1'.
7. The CCR is next loaded with an X'02' and is Exclusive-ORed with the least significant 8 bits of the RCCR. The output of the CRC-BISYNC table is X'5140'.

8. The least significant 8 bits of the CRC-BISYNC table are Exclusive-ORed with the most significant 8 bits of the RCCR. The RCCR still contains the X'COCl' residual. The most significant 8 bits of the CRC-BISYNC table are loaded into the most significant 8 bits of the RCCR, and the least significant 8 bits of the RCCR are loaded with the Exclusive-ORed result.

CRC-SDLC Example:

Calculations for the CRC-SDLC are identical to the CRC-BISYNC with the exception that the data base table used is for CRC-SDLC.

Table 17-1 is a listing of the data base tables used to calculate CRC-BISYNC and CRC-SDLC. The Exclusive-ORed result of the contents of the CCR and the least significant 8 bits of the RCCR become the 8-bit address of a word in the appropriate table. The words contained in the table are partial results.

17.5 MNEMONICS LIST

The following is a list of the mnemonics within the High Speed Data Handling Option Board. These mnemonics represent the function of a given signal in an abbreviated form, and are taken from the 02-428D08 schematics.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
ACCMO	Accumulates a check character; indicates that the steering counter is in the 11 state	Sheets 2, 3, and 5
ADRSO	Used by the processor I/O system when selecting a device on the bus (3240 processor only)	Sheet 5
BADRO	High speed data handling address line (3221 processor only); must be grounded at backpanel	Sheet 5
BCNTO	High speed data handling control line (3221 processor only)	Sheet 5
C001:150	Newly calculated residual character input data	Sheets 2 and 3

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
CCRNT0	Clears the steering counter and initializes the board	Sheets 4 and 5
D000:150	D bus data sent and received by the processor	Sheets 2, 3, and 4
DCR0	Unused processors	Sheet 5
ELRES1	Early load residual character - used when loading the RCCR from the D bus	Sheets 2 and 5
LDATA1	Loads data character from the D bus into the Current Character Register (CCR)	Sheets 4 and 5
LFMT1	Loads Format Register (FMTR) from the D bus	Sheets 4 and 5
LLRES1	Late load residual character - used when updating the RCCR from the internal calculations (C001:151)	Sheets 2 and 5
LRCDO81:151	LRC data - this is the Exclusive-ORed contents of the CCR and the least significant 8 bits of the RCCR.	Sheets 3 and 4
LRCEN1	LRC enable - decoded state of the FMTR indicating the selected LRC format of error check	Sheets 3 and 4
RACK0	Received acknowledge - when operation is in progress, indicates processor is unloading RCCR	Sheet 5
RCD001:151	Residual character data - contents of the Residual Check Character Register	Sheets 2, 3, and 4
TDAT001:151	Table data output - may be from either the CRC-EISYNC or CRC-SDCC portion of the table	Sheets 2, 3, and 4
ULCRC1	Unloads the Residual Check Character Register into the D bus	Sheets 3 and 5

CHAPTER 18  
8 MB LOCAL BANK CONTROLLER (LBC)(35-806)

18.1 INTRODUCTION

18.1.1 General

The 3230 memory system consists of 1 Local Bank Controller (LBC) and up to 8 Storage Modules (STMs). The LBC (35-806F01) can be strapped for either 8 Mb main memory capacity which uses 512 kb, 1 Mb, or 2 Mb STMs, or 16 Mb main memory capacity, which uses 1 Mb or 2 Mb STMs.

18.1.2 Power Requirements

Table 18-1 shows the power requirements for the LBC board.

TABLE 18-1 POWER REQUIREMENTS

VOLTAGE SYMBOL	MODULE TYPE	NOMINAL VOLTAGE	MAXIMUM CURRENT DRAIN (AMPS)		
			OPERATING (SELECTED)	OPERATING (UNSELECTED)	STANDBY MODE
P5	35-806F01	+5.0 V	16.7A	16A	16A*
P5U	35-806F01	+5.0 V	1.8A	1.8A	1.8A

\*P5 supply may be depowered in the standby mode.

18.1.3 Strapping and Test Point Information

The following test points are located on the front edge of the 35-806 LBC Board:

1. ECC Disable (TP1 and TP2, Sheet 5)

Strapping TP1 to TP2 disables the Error Check and Correction (ECC) circuit, thereby preventing correction or detection of data errors. The error logger if equipped cannot be updated with the ECC disabled.

For normal ECC and error logger operation, TP1 and TP2 should be left unstrapped.

2. Cache Miss (TP3 and TP4, Sheet 12) (F01 only)

Leaving the strap from TP3 to TP4 open forces a cache miss condition causing all processor reads to be made from the STM in the quadword mode. This mode of operation is useful in diagnosing cache-related problems.

For normal cache operation, TP3 and TP4 should be left strapped.

3. P5U Monitor (TP6, Sheet 13)

The P5U supply voltage (+5.0 V + 1%) may be monitored at TP6 using TP1, TP3, or TP7 for the ground reference.

4. MBIC Monitor (TP5, Sheet 13)

The MBI flip-flop may be monitored at this point using TP1, TP3, TP7, TP10, or TP12 for the ground reference.

5. Cache Bypass (TP7 and TP8, Sheet 16)

Strapping TP7 to TP8 enables operation of the cache on the F01 board. The F02 board must have these pins unstrapped, as it is not equipped with the cache. The F01 board may be used in the cache bypass mode (TP7 and TP8 unstrapped) for test purposes or in cases where the cache is malfunctioning.

6. 8 Mb Strap (TP9 and TP10, Sheet 3)

Strapping TP9 to TP10 puts the LBC in 8 Mb mode. Leaving TP9 to TP10 open puts the LBC in 16 Mb mode.

7. UCE Lamp Reset (TP11 and TP12, Sheet 7)

The UCE lamp may be reset by momentarily shorting TP11 and TP12. This feature must be used only by trained personnel.

8. Cycle Steal Refresh Inhibit 0/1 (TP13 and TP14, Sheet 13)

Cycle steal refresh may be inhibited by connecting either TP13 or TP14 to TP12 (GND). This feature must be used only by trained personnel.

9. Refresh Counter Load (TP15, Sheet 13)

The refresh counter may be preset to all 1s by connecting TP15 to TP12 (GND). This feature must be used only by trained personnel.



10. Timer A Set (TP16, Sheet 16)

The A timer may be forced on by connecting TP16 to TP12 (GND). The timer will remain in the active high state as long as TP16 is grounded. This feature must be used only by trained personnel.

11. P5 Shutdown and P5 Shutdown A (TPA and TPB, Sheet 13)

TPA and TPB must remain strapped. Only trained personnel should remove this strap.

12. Tag Address Lines 8-21 (TPP, TPQ, TPN, TPM, TPL, TPK, TPJ, TPI, TPH, TPG, TPF, TPE, TPD, and TPC, Sheet 12) (F01 only)

These 14 lines are the output of the Cache Tag RAMs. These test points must never be connected together or shorted to ground.

18.1.4 LBC LED Indicator Information

The following LED indicators are located on the front edge of the 35-806 LBC board:

1. P5U Indicator

The P5U indicator lights whenever the P5U supply is active. The P5U supply remains active at all times unless the REMOTE POWER switch (X5) or the MAINTENANCE RESET switch is placed to the OFF position. Before removing the LBC board or STMs, verify that the P5U LED is extinguished and that the KEY switch on the System Control Panel (SCP) is in the OFF position.

2. Cache Parity Indicator (35-806 F01 board only)

The cache parity indicator lights whenever the cache buffer has output data with bad parity. The indicator remains lit until the SCP INITIALIZE switch is depressed or the KEY switch has been placed in the OFF position.

3. Uncorrectable Error (UCE) and Module Identification Indicators

The Uncorrectable Error (UCE) indicator lights whenever a Storage Module (STM) outputs a data word containing a detectable multiple bit error. When the UCE indicator is lit, the module ID indicators contain the 512 kb module address where the last Read error occurred (8 Mb Mode), or the 1 Mb module address where the last Read Error occurred (16 Mb Mode).

The UCE indicator remains lit until the SCP INITIALIZE switch is depressed, until the KEY switch is placed in the OFF position, until an REL (Data) instruction is executed, until a Read is executed to nonpresent memory, or until TP11 and TP12 are shorted. When the UCE indicator is off and the module ID indicators are on, they indicate that a memory access was made to the module specified by the lamps, but that the system is not equipped with that module.

## 18.2 FUNCTIONAL ANALYSIS

### 18.2.1 Refresh

Refer to Figures 18-1 and 18-2 for refresh timing information. The Storage Modules (STMs) utilize 16k x 1/64k x 1 MOS dynamic RAMs which require periodic refresh cycles at each of the 128/256 row address locations every two to four milliseconds. This is accomplished by executing a single refresh cycle every 16 microseconds (cycle steal mode) or a 128/256 refresh cycle burst every two to four milliseconds (standby mode). During any refresh cycle, every memory chip within the system is selected and refreshed at the same row location.




Figure 18-1 Refresh Cycle Steal Timing




Figure 18-2 Burst Refresh Timing

### 18.2.1.1 Burst Standby Mode

The standby mode is entered whenever the console INITIALIZE switch is depressed or the KEY switch is placed to the OFF position, causing the System Clear (SCLR0) line to go active. SCLR0 (13C3) causes REF1 (13K3) to go active, enabling the refresh address driver 11C (3M2) and setting the MB1 flip-flop. MB0 sets the TA001 flip-flop (16B6), starting the TA timer, which causes MCIO (16S5) to go active and initiate the refresh cycle to the STM(s). With MREF0 (9G5) active, all STMs in the system are enabled to perform the refresh cycle (refer to the chapter on the STM for a detailed description).

The LBC refresh scheme is designed to accommodate 64k x 1 memory chips. Some 64k chips require 128 rows (2 ms refresh), and some 64k chips require 256 rows (4 ms refresh). To insure data integrity, the LBC does burst refresh as follows: When SCLR0 goes active, the LBC does a 256 cycle burst refresh, insuring that all rows are refreshed. Then every 2 ms, a 128 cycle burst refresh is performed. This accommodates both types of 64k RAMs and saves power over doing a 256 cycle burst refresh every 2 ms. When SCLR0 goes inactive, the LBC does a 256 cycle burst refresh before returning to cycle steal mode.

When TA201 (13G8) goes high, the refresh counter (13J5 and 13M5) is advanced and the MB1 flip-flop (13K7) is cleared. This causes MCC0 (9G2) to go active, ending the first refresh cycle. When TA181 (13G8) goes low, the MB1 flip-flop (13K7) is directly set, starting the next refresh cycle. This mode of operation continues for 128 cycles allowing the DPR1 flip-flop (13J2) to be clocked set and PFSD (13N2) to be activated. PFSD0 (9R4) going active causes the STM(s) P5S switch to turn off, placing it into a low power standby mode and activating RCLC0 (9N5). RCLC1 (13E4) causes the refresh counter (13J5 and 13M5) and the DPR1 flip-flop (13J2) to be cleared, allowing the 1.8 ms one-shot (13M2) to time out and deactivate PFSD1. PFSD0 (9R4) going inactive causes the STM(s) P5S switch to turn on, deactivating RCLC0 (9N5), thereby setting the MB1 flip-flop (13K7) and initiating a 128 cycle burst.

This mode of operation continues until SCLR0 is brought high by returning the System Control Panel KEY switch to the ON position and timing out the initialize function. This causes the END1 flip-flop (13F5) to be clocked set after completing a 256-cycle burst, allowing the STB1 flip-flop (13H1) to be clocked reset at the end of that burst. STB1 going low causes REF1 (13K3) and REFO (13L3) to go inactive, allowing LMBY0 (15N8) to be returned high, indicating to the processor that the memory is ready to accept a command. Memory refreshing is continued by performing a single refresh cycle steal every 16 microseconds.

### 18.2.1.2 Cycle Steal Refresh

A refresh cycle steal is initiated whenever the free-running 16 microsecond oscillator (13B2) clocks the REQ1 flip-flop (13D2) set, thereby allowing the RFQ1 flip-flop (15K7) to queue up this request. Flip-flop 07A (13E2) and the RSEL0 flip-flop (13F2) are used to further synchronize the start and end of the refresh cycle to prevent overlapping of memory operations. Operation in the refresh cycle steal mode is identical to the burst refresh cycle, with the exception that only one cycle is executed and the DPR1 flip-flop (13J2) is never activated.

### 18.2.2 LBC Operating Modes

The LBC operates in a number of different modes (refer to Table 18-2) as determined by the states of ROM data lines RD011:031 (3E7), WRTO (3A6), DMAHWO (3A6), PSEL1 (3A6) and LMA190 (3A5) at the time ERO (13G7) goes active. These signals are loaded into transparent latches whose outputs drive the mode selector logic consisting of one of eight decoders 20F (14C3) and 20J (14C5) and miscellaneous gate functions (left half of Sheet 14). For any given operation, certain mode decoder outputs go active (refer to Table 18-2), setting up the control logic for the specific data manipulation required.

TABLE 18-2 LBC OPERATING MODES

1873-2

M A T R S D R O	M A T R S D R O	D R S T O	P S E L I A	W L R T O	RD			PROCESSOR OPERATIONS	MODE DECODER OUTPUTS ACTIVE (See Sheet 14 35-728D08)
					011	021	031		
1	1	1	1	0	0	0	0	No Memory Operation	
1	1	1	1	0	0	0	1	Store Byte	SBY1, SPW1, SPW0
1	1	1	1	0	0	1	0	Store Halfword (Privileged)*	SHW1, SPW1, SPW0
1	1	1	1	0	0	1	1	Store Halfword (Data)*	SHW1, SPW1, SPW0
1	1	1	1	0	1	0	0	Test Error Logger (Store Byte)	TELO, TEL1, SBY1
1	1	1	1	0	1	0	1	No Memory Operation	
1	1	1	1	0	1	1	0	Store Fullword (Privileged)*	SFW1, SFW0
1	1	1	1	0	1	1	1	Store Fullword (Data)*	SFW1, SFW0
1	1	1	1	1	0	0	0	No Memory Operation	
1	1	1	1	1	0	0	1	Read and Set Halfword	RSTO, RST1, SPW1, ROAST1
1	1	1	1	1	0	1	0	Read Halfword (Privileged)* (Fullword Operation)	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	0	1	1	Read Halfword (Data)* (Fullword Operation)	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	0	0	Read Error Logger	ELO, REL1 (active with LMA190 high), ELST1 (active with LMA190 low)
1	1	1	1	1	1	0	1	Read Fullword (Instruction Read)*	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	1	0	Read Fullword (Privileged)*	PRFWO, PRFW1, RFW1, ROAST1
1	1	1	1	1	1	1	1	Read Fullword (Data)*	PRFWO, PRFW1, RFW1, ROAST1
			P S E L I A	W L R T O	D M A H W O			DMA Operations	
1	1	1	0	0	0			Store Halfword	SHW1, SPW1, SPW0
1	1	1	0	0	1			Store Fullword	SFW1, SFW0
1	1	1	0	1	0			Read Halfword (Fullword Operation)	DRFWO, DRFW1, RFW1, ROAST1
1	1	1	0	1	1			Read Fullword (Fullword Operation)	DRFWO, DRFW1, RFW1, ROAST1
1	1	0						DMA Read and Set	DRSTO
1	0	1						MAT Read and Set Reference Bit	MATRSRO
0	1	1						MAT Read and Set Dirty Bit	MATRSDO

\*LBC does not differentiate between privileged and data instruction.

There are seven basic functional modes used by the LBC to service all operations. They are:

1. Store Fullword (Refer to Figure 18-3)
2. Store Partial Word (Refer to Figure 18-4) including:
  - store byte
  - store halfword
  - read and set
  - test error logger
3. CPU Read Fullword (with cache hit)  
(Refer to Figure 18-5)
4. CPU Read Fullword (with cache miss)  
(Refer to Figure 18-6)
5. Read Fullword with cache not equipped (bypassed) or DMA read (Refer to Figure 18-7)
6. Read Error Logger Status (LMA190 low)  
(Refer to Figure 18-8)
7. Read Error Logger (LMA190 high)  
(Refer to Figure 18-9)

#### NOTE

All read halfword operations are decoded as read fullword operations by the LBC. Data steering for halfword operations is performed on the CPU-C board.




Figure 18-3 Store Fullword






Figure 18-4 Store Partial Word




Figure 18-5 CPU Read (With Cache Hit)




Figure 18-6 CPU Read (With Cache Miss)




Figure 18-7 Cache Bypass




Figure 18-8 Read Error Logger Status




Figure 18-9 Read Error Logger

Timing diagrams for the A and B timers are provided in Figures 18-10 and 18-11. Table 18-3 provides data and address bus alignment information. The subsequent sections describe each of the seven basic functional modes.





Figure 18-10 A Timer



DASHED LINES = READ FULLWORD OPERATION WITH ERROR

Figure 18-11 B Timer

TABLE 18-3 3230 MEMORY SYSTEM ADDRESS BUS ALIGNMENT

LMA	080 090 100 110				120 130 140 150				160 170 180 190				200 210 220 230				240 250 260 270				280 290 300 310			
LMB					001 011				021 031 041 051				061 071 081 091				101 111 121 131				141 151			
MEA (8MB)		000	010	020	030																			
MEA (16MB)	000	010	020	030																				
MX					021	011	031																	
MWA																	000	010						
ERROR LOG ADD. (8MB)		ER. LOG 1/2 SLCT.	0	1	2	3	4	5	6	7	8	ST.												
			MODULE NO.				WORD COLUMN		S0	S1	S2	BIT												
ERROR LOG ADD. (16MB)	0	1	2	3					4	5	6	7	8	ST.										
			MODULE NO.				WORD COLUMN		S0	S1	S2	BIT												

### 18.2.2.1 Store Fullword

A store fullword cycle is initiated at the processor by setting up the write data lines MDS000:310 (2A4), address lines LMA080:310 (3A1-3A9), write control line WRT0 (3A6), and mode control lines DMAHWO (3A6), PSEL1 (3A6), and RD011:031 (3A7). After these lines are set up, the processor generates an ERO (13G7), clocking the MB1 flip-flop set, thereby starting the memory cycle. MB1 going active causes write data to be latched in the input data register (2G8), addresses to be latched in the address register (3A), and the control lines in their respective registers (3A6). MBO having set the TA timer flip-flop (16B6) causes MCIO (16S5) to go active, latching up the address presented on LMB001:151 (3E5,3K2) into the STM selected by lines MEA030 and MEA000 (9G). After satisfying the STM address hold time, the EAO flip-flop (16R5) is set, thereby tri-stating the LMB001:151 address drivers (3E5,3K2). TA101 (2R4 and 15B2) going active enables the input data register (2G8) and the data bus drivers (Sheets 8 and 9), placing the word to be written onto lines D000:310 and LMB000:310. Lines D000:310 are input to the parity generators (4C5,4F5), whose outputs P000:060 propagate through the write parity register (7F7) onto lines GP000:060. This causes the parity data to be placed onto lines LMB321:381 by the parity data drivers (9E8). TAA121 (15A4) causes WE0 to go low, activating MWEO (9G3), allowing the data present on lines LMB001:381 to be written into the selected STM. Following the removal of WE1 (14J3), NCLR1 (14R4) goes active, clearing the MB1 flip-flop (13K7) which enables MCCO (9G2). With MCCO activated, the write cycle is completed and CLKOD (15M9) causes LMBY0 to go high, signaling to the processor that the memory is no longer busy.

### 18.2.2.2 Store Partial Word

A store partial word cycle is initiated in the same way as described in the store fullword description. The cycles differ in that the word to be modified must be read from the STM before performing the write. This is necessary to allow new parity data to be generated from the modified word. The following description continues from the point just prior to enabling the input data register, as described in the store fullword operation.



WDENO (2R4) going active enables the input data register (2G8), placing the byte (store byte operation or test error log operation) or halfword (store halfword operation) of write data onto data lines D000:310. WDENO (14K9) also activates LDBY01:31, causing D000:310 to be loaded into the Good Data Registers (GDR) (Sheet 6).

#### NOTE

WDENO does not go active during a read and set operation.

TA161 (15G1) going active sets the RE1 flip-flop (15J3) which, in turn, activates the Uncorrected Data Register (UDR) (Sheets 8 and 9) and MREO (9G1). The STM responds in 240 nanoseconds by activating MRDSO (9G6), signaling that lines LMB001:381 have been loaded with the read data. RDSO causes the RE1 flip-flop (15J3) to be reset, removing MREO (9G1), latching the UDR (Sheets 8 and 9) and starting the TB timer (16B2). Data lines D000:310 and UP000:060 propagate through the parity checkers (Sheets 4 and 5), generating the Error Check and Correction (ECC) syndrome code on lines P000:060. If no data bit errors are generated, the syndrome code lines are all low deactivating MERO (5N2). If a single data bit is in error, MERO goes low along with one output from the DC error decoder (5J8) and one output from the DA or DB error decoder. One of the correction lines EB000:310 (Sheet 6) or EPB000:060 (7C4) goes high, causing the data bit in error to be input to the GDR (Sheet 6) or Good Parity Register (GPR) (7F4) to be corrected (inverted). If any two data bits are in error, MERO goes low, correction lines EB000:310 and EPB000:060 remain low (no correction), and the uncorrectable error decoder (7M5) goes low allowing the UCEO flip-flop (7N4) to be activated. UCEO at AOI gate 20K (15B2) prevents activating ED1 and ED0 when the modified word is written back into the STM, causing all logical ones to be stored in the STM. This is necessary because the new parity data generated could otherwise make the data appear error free on subsequent reads from this location. TB021 (14G9) going active causes LDGP1 (read and set or test error logger operation only) and select LDBY01:31 lines (14M7) to go active, thereby loading the part of the word not to be modified into the GDRs (Sheet 6). TB080 (14G9) going low deactivates LDBY01:31 and UDD0 (15L4) and activates GDD1 (15N4), placing the modified word onto lines D000:310 (Sheet 6). New parity data is generated from this word and appears on lines P000:060 (Sheets 4 and 5) which are loaded into the write parity register (7F7) and output on lines GP000:060.

#### NOTE

A test error logger operation does not store away new parity data, but it uses the old parity by enabling the GPR (7F4) onto lines GP000:060.

A read and set operation differs from the above description in that the entire word from the STM is loaded into the GDR and, in turn, output to the processor from the output data register (see read fullword operation for description). Additionally, the most significant bit of the halfword D000 or D160 (15G6), as addressed by LMA140, is set on write data line D000A or D160A (15K6).

TBB141 (15A2) activates ED1 and ED0, placing the modified word data and parity data onto lines LMB001:381 (Sheets 8 and 9). TB161 (15A4) causes WE0 and MWE0 (9G3) to go active, placing the STM in the write mode. WE1 (14J3) going inactive causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7), enabling MCC0 (9G2). LMBY0 (15N8), having gone high at the previous edge of CLK0D, signals to the processor that the cycle is complete and the memory is no longer busy.

A DMA read and set and MAT read and set operation is similar to a regular read and set operation, except that only bit 0 is set.

A MAT read and set dirty bit is also similar to a regular read and set operation except that bit 2 is set.

#### 18.2.2.3 Read Fullword (Cache Bypassed)

The LBC operates in the cache bypassed mode for any DMA read operation, or for a CPU read operation with the cache bypass strap (16L7) removed (bypass enabled). When the LBC is not equipped with the cache buffer option, it must operate in the bypassed mode. Additionally, those equipped with the cache buffer may be operated in this mode for test or troubleshooting purposes.

A read fullword operation begins with the processor setting up the address bus and control lines to their appropriate states followed by the initiation of the cycle with ERO (13G7) being activated. ERO sets the MB1 flip-flop (13K7), causing the address register (3B) and control registers (3B,3E) to be latched and the TA timer flip-flop (16B6) to be set. Lines MX011:031, LMB001:151, and MEA000:030 (Sheet 9) are presented with the address which is latched into the selected STM by MCIO (16S5). After satisfying the STM address hold time, EAO (16S4) going active tri-states the address drivers (3E5,3J3,9K9).

TA161 (15G1) going active sets the RE1 flip-flop (15J3) which, in turn, activates the UDR (Sheets 8 and 9) and MRE0 (9G1). The STM responds in 240 nanoseconds by activating MRDS0 (9G6) signaling that lines LMB001:381 have been loaded with the read data. RDS0 causes the RE1 flip-flop (15J3) to be reset, removing MRE0 (9G1), latching the UDR (Sheets 8 and 9) and starting the TB timer (16B2). Data lines D000:310 and UP000:060 propagate through the parity checkers (Sheets 4 and 5), generating the Error Check and Correction (ECC) syndrome code on lines P000:060. If no data bit errors are generated, the syndrome code lines are all low deactivating MERO (5N2). If a single data bit is in error, MERO goes low along with one output from the DC error decoder (5J8) and one output from the DA or DB error decoders. One of the correction lines EB000:310 (Sheet 6) or EPB000:060 (7C4) goes high, causing the data bit input to the GDR (Sheet 6) or GPR (7F4) to be corrected (inverted). If any two data bits are in error, MERO goes low, correction lines EB000:310 and EPB000:060 remain low (no correction), and the uncorrectable error decoder (7M5) goes low, allowing the UCE0 flip-flop (7N4) to be activated.

TB080 causes lines LDBY01:31 and LDGP1 (14M6) to load and enable the GDRs (Sheet 6) and the GPR (7F3), placing the data (corrected) onto lines D000:310 and GPO00:060. ODD1 (16N3) going active places this data onto the MDS000:310 lines (2A5) for the processor. If an error has been detected, TBB101 (15A1) activates ED1 and ED0 enabling the write data drivers (Sheets 8 and 9) onto LMB001:381; TEB121 (15A3) activates WEO, enabling MWEO (9G4); and WEO (14J3) going inactive causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7). If no errors were detected, NE1 (14J2) going active causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7). CLKOD (15M9) going active with DJA0 inactive raises the LMBY0 line, signaling to the processor that the memory is no longer busy.

### 18.2.3 Cache Option Description

The LBC may be equipped with an optional 256-word cache buffer. The following is a brief description of the cache circuit.

The cache consists of a 256x36 cache buffer (11H1-11H8) which contains byte parity logic (11L1-11L8) and a parity error indicator circuit (11R7). A 64x14 index buffer (12F6) and a 14-bit address comparator (12M3, 12M7) is used to directly map 4-word sets (quadword blocks) stored in the cache buffer. A 64x1 (1/4 of 256x1 RAM IC 26R) validator buffer (12N1) is used to qualify the contents of the index buffer.

The cache buffer is loaded with four consecutive words of data any time a CPU read operation is executed at an address which is not contained in the index buffer (MIS1 high) (12S6), or which is not qualified by the validator (NVAL1 high) (12R3). The cache buffer is also updated with the single word of a store fullword or partial word operation if the index buffer contains the address (MIS1 low) and it is qualified by the validator (NVAL1 low). In this way, the contents of a valid block (4-word set) always matches what is stored in the STM.

The memory system contains up to 16 Mb (4 M words) of storage and the cache buffer contains 256 words (64 x 4-word sets) of storage. The cache buffer is always loaded with a 4-word set as addressed by the index field (refer to Figure 18-12).

1875




Figure 18-12 Physical Address Fields

This word set may be stored in the STM at any one of the 1,024 locations as addressed by the tag field. When the cache buffer is loaded with a 4-word set, the 14 bits of the tag field are loaded into the index buffer, and the validator bit is set at the location as addressed by the index field. A subsequent CPU read from one of the four word locations generates a match condition at the index address comparator (12M3, 12M7), causing MIS1 (Index Mismatch) to go inactive. Validator output NVAL1 (not valid) goes inactive and is ORed with MIS1, allowing the HIT1 flip-flop to be set. This is called a cache Hit and indicates that the word being addressed is contained in the cache buffer. CPU reads from word locations that are not stored in the cache buffer cause MIS1 (12S6) or NVAL1 to go active, preventing the HIT1 flip-flop from being set. This is called a cache Miss.

#### 18.2.4 CPU Read Fullword (Cache Enabled)

##### 18.2.4.1 Cache Miss

Upon initially powering up the system, a CPU read from any memory location must produce a Miss (refer to cache description) condition because the cache buffer is volatile, and depowering the system causes its contents to be lost. When the console power switch has been placed to the ON position or the INITIALIZE switch has been depressed, the main memory remains in the burst refresh mode for a period of time determined by the initialize timer. During this period of time, the validation buffer (12N2) is input with refresh addresses A150:200 from its address multiplexor (12K2), the data input VAL1 is set low (invalid), and the write enable is activated by TA061 (12N3) at IC 22C pin 05. This causes all 64 locations of the invalidator to be written to the invalid state synchronously with the performance of the burst refresh operation.

When the processor initiates the first CPU read, the validator causes NVAL1 (12S6) to go active, preventing the HIT1 flip-flop from being set and activating QWMO, QWM1, and QWEO (16S7). QWEO (9K8) causes LMB160 to go low, signaling to the STM that a quadword operation is to be initiated. QWM1 (16K6) allows TA101 to activate MCIO, starting a quadword read cycle. TA160 (15F4) going active sets the RE1 flip-flop (15J3) which, in turn, activates the UDR (Sheets 8 and 9) and MREO (9G1). The STM responds in 240 nanoseconds by activating MRDSO (9G6), signaling that lines LMB001:381 have been loaded with the read data. RDSO causes the RE1 flip-flop (15J3) to be reset, removing MREO (9G1), latching the UDR (Sheets 8 and 9), and starting the TB timer (16B2). Data lines D000:310 and UP000:060 propagate through the parity checkers (Sheets 4 and 5), generating the Error Check and Correction (ECC) syndrome code on lines P000:060. If no data bit errors are generated, the syndrome code lines are all low deactivating MERO (5N2). If a single data bit is in error, MERO goes low along with one output from the DC error decoder (5J8) and one output from the DA or DB error decoders. One of the correction lines EB000:310 (Sheet 6) or EPB000:060 (7C4) goes high, causing the data bit in error to be input to the GDR (Sheet 6) or GPR (7F4) to be corrected (inverted). If any two data bits are in error, MERO goes low, correction lines EB000:310 and EPB000:060 remain low (no correction), and the uncorrectable error decoder (7M5) goes low, allowing the UCEO flip-flop (7N4) to be activated. UCEO (12A1) going active causes VAL1 (12N1) to go low, invalidating the word to be stored in the cache buffer.

LDGP1 and LDBY01:31 (14M5-14M9) are activated, loading the corrected word and parity bits into the GDR (Sheet 6) and GPR (7F3). RURE1 (15K4) causes ULDO to go active and GDD1 to go inactive, disabling the UDR (Sheets 8 and 9) and enabling the GDR and GPR. The corrected word data is output to lines MDS000:310 by the ODR (Sheet 2), returning the word requested by the processor. This word is also written into the cache buffer via lines D000:310 (11J7), along with four parity bits generated by the cache parity circuits (11L2-11L8). If a memory error has been detected, ME1 (15B3) is active, allowing TB121 to activate WEO (15F3) and MWEO (9G4), causing the corrected data (D000:310 and GP000:060) appearing on lines LMB001:381 (Sheets 8 and 9) to be written back into the STM. WE1 (15E3) going inactive sets the EWE1 flip-flop (15F3), causing the RE1 flip-flop (15J3) to be set and the ME1 and NE1 flip-flop (15L2) to be reset. TBB040 (3H7) or NE1 (no error detected) causes the word counter (WA011 and WA001) to be advanced, placing the next word address on lines MWA001 and 011 (9G5) prior to MREO (9G1) being reactivated. The STM responds with the second word of data reactivating MRDSO within 40 nanoseconds after MREO has gone active. The word, along with the parity bits, is processed by the ECC circuit and stored into the cache buffer at the next word address; but it is not output onto lines MDS000:310. The processor, having received the first word of data, no longer expects an output from the memory, but is waiting for the memory to go not busy.

This cyclic mode of operation continues until the fourth word has been read from the STM and has been processed. WCO (15G2) goes active when the word address counter (3N6) has been advanced to the fourth word count, preventing the RE1 flip-flop (15J3) from generating any further MRE0 (9G1) pulses. After processing the fourth word, WCC1 (14J2) goes inactive, causing NCLR1 (13G9) to reset the MB1 flip-flop (13K7). The cache buffer (11H5) now contains the 4-word set that resides in the STM at the tag field address (A080:210), which is stored in the index buffer (12E5) at the location addressed by the index field (A220:270). If none of the four words contained uncorrectable errors, the validation buffer location, as addressed by the index field, is set (valid); otherwise, it is reset (not valid).

#### 18.2.4.2 Cache Hit

A cache hit occurs on a CPU read operation if MIS1 (16L7), NVAL1 (16L8) and PER1 (16L8) do not go active, thereby preventing QWM1, QWM0, and QWE0 from going active. This causes the word of data to be output from the cache buffer (11H5) onto lines D000:310 which are loaded into the ODR (Sheet 2) and output onto lines MDS000:310.

A cache hit occurring on a store fullword or store partial word operation causes the new word stored in the STM to be loaded into the cache buffer. A cache hit occurring on a test error logger operation or read and set operation, and an uncorrectable error being detected on a store partial word operation cause the valid bit to be reset (not valid). Cache operation criteria is provided in Table 18-4.

TABLE 18-4 CACHE OPERATION CRITERIA

LOAD CACHE BUFFER	
1.	Store Fullword operation with a hit (singleword load)
2.	Store Partial Word operation with a hit (singleword load)
3.	CPU Read with a miss or cache parity error (quadword load)
RESET VALID BIT (INVALIDATE)	
1.	Test Error Logger operation with a hit.
2.	Read and Set operation with a hit.
3.	Store Partial Word operation with uncorrectable error and a hit.
4.	Quadword load to cache buffer with uncorrectable error(s).
5.	Initialization or power-up of system (invalidates all 64 locations)
SET VALID BIT	
1.	Quadword load to cache buffer with no uncorrectable errors detected.
LOAD INDEX BUFFER	
1.	Quadword load

### 18.2.5 Read Error Logger (Including ECC Description)

The error logger consists of a 16k x 1 (four 4k x 1 RAMs) buffer (10L8), an address multiplexor (10E1), a 16-bit shift register (10K1 and 10G2), a shift address generator (10B3), a syndrome code register (10C8), two Error Status flip-flops (10K4), and control circuitry (Sheet 10).

#### 18.2.5.1 ECC Circuit Description

The Error Check and Correction (ECC) circuitry (Sheets 4 through 7) consists of parity/syndrome generators P000:060 (Sheets 4 and 5); error detector MERO (5M3); first-level error decoders DA0:7, DB0:7, and DC0:7 (5J7); correction bit decoders EB000:160 (Sheet 6) and EPB000:060; uncorrectable error detector (UCE0) with LED display indicator (7M5 and 7R7); and Exclusive-OR bit correction gates (Sheets 6 and 7). The ECC code implemented provides detection and correction of all single-bit errors and detection of all double-bit error combinations.

The Error Correction Code (ECC) logic is used to generate the proper parity bits (P00:P06) when writing into the STM (LMB32:LMB37) or to check the 39-bit data word read from the STM.

When writing into memory, the data to be written is available on D00:D31. The seven parity bits (UP00:UP06) are forced low. The resulting parity bit (P00:P06) outputs, along with the 32-bit data word, are written to the STM. (Refer to Table 18-5.)

Reading from the STM fetches a 39-bit data word, which is provided on the inputs of the ECC logic (D00:D31 and P00:06). The syndrome output should be all zero if there is no error. (Refer to Table 18-5.) The syndrome output bits (P00:P06) are decoded to correct any single-bit error. Refer to Table 18-6 for decoding the syndrome bits after a read operation.





TABLE 18-6 ECC SYNDROME CODE

S000	S010	S020	S030	S040	S050	S060	ERRCR	LOCATION
0	0	0	0	0	0	0	NE	0
0	0	0	0	0	0	1	PB6	1
0	0	0	0	0	1	0	PB5	2
0	0	0	0	0	1	1	ME	3
0	0	0	0	1	0	0	PB4	4
0	0	0	0	1	0	1	ME	5
0	0	0	0	1	1	0	ME	6
0	0	0	0	1	1	1	DB28	7
0	0	0	1	0	0	0	PB3	8
0	0	0	1	0	0	1	ME	9
0	0	0	1	0	1	0	ME	10
0	0	0	1	0	1	1	DB27	11
0	0	0	1	1	0	0	ME	12
0	0	0	1	1	0	1	DB19	13
0	0	0	1	1	1	0	DB11	14
0	0	0	1	1	1	1	ME	15
0	0	1	0	0	0	0	PB2	16
0	0	1	0	0	0	1	ME	17
0	0	1	0	0	1	0	ME	18
0	0	1	0	0	1	1	DB26	19
0	0	1	0	1	0	0	ME	20
0	0	1	0	1	0	1	DB18	21
0	0	1	0	1	1	0	DB10	22
0	0	1	0	1	1	1	ME	23
0	0	1	1	0	0	0	ME	24
0	0	1	1	0	0	1	DB23	25
0	0	1	1	0	1	0	DB15	26
0	0	1	1	0	1	1	ME	27
0	0	1	1	1	0	0	DB31	28
0	0	1	1	1	0	1	ME	29
0	0	1	1	1	1	0	ME	30
0	0	1	1	1	1	1	ME	31
0	1	0	0	0	0	0	PB1	32
0	1	0	0	0	0	1	ME	33
0	1	0	0	0	1	0	ME	34
0	1	0	0	0	1	1	DB25	35
0	1	0	0	1	0	0	ME	36
0	1	0	0	1	0	1	DB17	37
0	1	0	0	1	1	0	DB9	38
0	1	0	0	1	1	1	ME	39
0	1	0	1	0	0	0	ME	40
0	1	0	1	0	0	1	DB22	41
0	1	0	1	0	1	0	DB14	42
0	1	0	1	0	1	1	ME	43
0	1	0	1	1	0	0	ME	44
0	1	0	1	1	0	1	ME	45
0	1	0	1	1	1	0	ME	46
0	1	0	1	1	1	1	ME	47

0

1

2

TABLE 18-6 ECC SYNDROME CODE (Continued)

S000	S010	S020	S030	S040	S050	S060	ERROR	LOCATION
0	1	1	0	0	0	0	ME	48
0	1	1	0	0	0	1	DB20	49
0	1	1	0	0	1	0	DB12	50
0	1	1	0	0	1	1	ME	51
0	1	1	0	1	0	0	DB3	52
0	1	1	0	1	0	1	ME	53
0	1	1	0	1	1	0	ME	54
0	1	1	0	1	1	1	ME	55
0	1	1	1	0	0	0	DB7	56
0	1	1	1	0	0	1	ME	57
0	1	1	1	0	1	0	ME	58
0	1	1	1	0	1	1	ME	59
0	1	1	1	1	0	0	ME	60
0	1	1	1	1	0	1	ME	61
0	1	1	1	1	1	0	ME	62
0	1	1	1	1	1	1	ME	63
1	0	0	0	0	0	0	PB0	64
1	0	0	0	0	0	1	ME	65
1	0	0	0	0	1	0	ME	66
1	0	0	0	0	1	1	DB24	67
1	0	0	0	1	0	0	ME	68
1	0	0	0	1	0	1	DB16	69
1	0	0	0	1	1	0	DB8	70
1	0	0	0	1	1	1	ME	71
1	0	0	1	0	0	0	ME	72
1	0	0	1	0	0	1	DB21	73
1	0	0	1	0	1	0	DB13	74
1	0	0	1	0	1	1	ME	75
1	0	0	1	1	0	0	DB2	76
1	0	0	1	1	0	1	ME	77
1	0	0	1	1	1	0	ME	78
1	0	0	1	1	1	1	ME	79
1	0	1	0	0	0	0	ME	80
1	0	1	0	0	0	1	ME	81
1	0	1	0	0	1	0	DB30	82
1	0	1	0	0	1	1	ME	83
1	0	1	0	1	0	0	DB1	84
1	0	1	0	1	0	1	ME	85
1	0	1	0	1	1	0	ME	86
1	0	1	0	1	1	1	ME	87
1	0	1	1	0	0	0	DB6	88
1	0	1	1	0	0	1	ME	89
1	0	1	1	0	1	0	ME	90
1	0	1	1	0	1	1	ME	91
1	0	1	1	1	0	0	ME	92
1	0	1	1	1	0	1	ME	93
1	0	1	1	1	1	0	ME	94
1	0	1	1	1	1	1	ME	95

3

4

5

TABLE 18-6 ECC SYNDROME CODE (Continued)

S000	S010	S020	S030	S040	S050	S060	ERROR	LOCATION
1	1	0	0	0	0	0	ME	96
1	1	0	0	0	0	1	ME	97
1	1	0	0	0	1	0	DB29	98
1	1	0	0	0	1	1	ME	99
1	1	0	0	1	0	0	DB0	100
1	1	0	0	1	0	1	ME	101
1	1	0	0	1	1	0	ME	102
1	1	0	0	1	1	1	ME	103
1	1	0	1	0	0	0	DB5	104
1	1	0	1	0	0	1	ME	105
1	1	0	1	0	1	0	ME	106
1	1	0	1	0	1	1	ME	107
1	1	0	1	1	0	0	ME	108
1	1	0	1	1	0	1	ME	109
1	1	0	1	1	1	0	ME	110
1	1	0	1	1	1	1	ME	111
1	1	1	0	0	0	0	DB4	112
1	1	1	0	0	0	1	ME	113
1	1	1	0	0	1	0	ME	114
1	1	1	0	0	1	1	ME	115
1	1	1	0	1	0	0	ME	116
1	1	1	0	1	0	1	ME	117
1	1	1	0	1	1	0	ME	118
1	1	1	0	1	1	1	ME	119
1	1	1	1	0	0	0	ME	120
1	1	1	1	0	0	1	ME	121
1	1	1	1	0	1	0	ME	122
1	1	1	1	0	1	1	ME	123
1	1	1	1	1	0	0	ME	124
1	1	1	1	1	0	1	ME	125
1	1	1	1	1	1	0	ME	126
1	1	1	1	1	1	1	ME	127

5

7

NOTE

PB = Parity Bit  
 DB = Data Bit  
 ME = Multiple Bit Error

During a faulty read operation, data from the STM is input to the parity check generators causing one or more parity/syndrome lines P000:060 to go high and activating MERO (5N2). These lines are also input to the first level decoders (5J5-5J8), whose outputs are further decoded by the correction bit generators (Sheet 6 and 7C3). If a single-bit error is detected, one correction line EB000:160 or EPB000:060 goes high (active), correcting the bit in error. If the error detected was not a single bit error, lines EB000:160 and EPB000:060 remain low (no correction) causing UCEO (7N3) to go active and latching the address (1 of 4) of the faulty STM in the uncorrected error display (7R7).

#### 18.2.5.2 Error Logger Description

The error logger records all detectable single and multiple bit memory errors (see Table 18-6) in two modes, 8 Mb mode and 16 Mb mode. In 8 Mb mode, the error logger is divided in two with one half covering the lower 4 Mbs of memory and the other half covering the upper 4 Mbs of memory. An error can be detected down to the 16 kth level in 8 Mb mode. In 16 Mb mode, the error logger uses its lower half to cover the entire 16 Mb range, and the upper half is not used. An error can be detected down to the 64 kth level in 16 Mb mode (only 64k RAMs are used in a 16 Mb machine).

BA090 and BA091 (3F1) are used to select which half of the error logger is to be used. These 2 signals are really opposite polarities of the same signal. In 8 Mb mode, BA090/1 are derived from A090 (3C2). In 16 Mb mode, BA090 is forced high and BA091 is forced low. BA090 and BA091 will be referred to as BA09 for simplicity.

Errors are recorded as follows: parity/syndrome lines P000:060 are latched in the syndrome register (10C8) whose outputs S001:051 are steered onto error logger address lines ELA04:11, along with the word address lines WA000 and 010, via the address multiplexors (10D1 and 10D3). Line S061 is used, along with BA09, as the error log RAM chip enable (CE) decode. In 8 Mb mode, BA09 selects between the lower 4 Mb 4k x 1 RAMs, 17k and 14k (10J6 and 10M6), and the upper 4 Mb 4k x 1 RAMs, 16k and 15k (10J6 and 10M8). In 16 Mb mode, 4k x 1 RAMs 17k and 14k are always selected by BA09. S061 selects between the two RAMs selected by BA09, placing all even errors (refer to Table 18-6) into 4k x 1 RAM 17k or 16k, and all odd errors into 4k x 1 RAM 14k or 15k. STM module select lines ELMA11:31 and ERLA01 (10J6, 10J8, 10L6, and 10L8) are input directly to the 4k x 1 RAMs as most significant addresses. ME1 (10H4) and ME0 (10N6), having gone active, cause a low to be written into the address location of the selected RAM, and set either flip-flop 02M (10K4), upper half of the error logger, or flip-flop 05K (10K5), lower half of the error logger. These two flip-flops represent the status of their respective error logger halves.

There are two operations provided for obtaining error logger information, read error logger status and read error logger. Both operations are initiated by sending the read error logger code on lines RDO11:31 and setting address bit LMA190 for a read error logger status or resetting address bit LMA190 for a read error logger operation.

A read error logger status operation responds with line MDS160 being set if the error logger contains error information, or reset if no errors have been stored. In 8 Mb mode, LMA090 is used to select between the status for each error logger half; if LMA090 is reset, MDS160 returns status for the lower half of the error logger, and if LMA090 is set, MDS160 returns status for the upper half of the error logger. In 16 Mb mode, MDS160 always returns the status of the lower half of the error logger, and the state of LMA090 is a don't care. The selected status flip-flop (10K4 or 10K5) is always reset when a read error logger status is performed.

A read error logger operation reads 16 consecutive locations of the error logger, returning a halfword on lines MDS160-310. In 8 Mb mode, LMA090 selects between the upper and lower halves of the error logger. Address bits LMA100:180 are steered to the error logger RAMs (10J6, 10J8, 10M6, and 10M8) via the address multiplexor (3E1, 3E3), along with lines ADO1:21 from the shift counter (10B3). The contents of eight address locations are read from each 4k x 1 RAM (operated in parallel) of the selected error logger half and loaded into their respective shift registers. Each address location is written back to a one (no error state) before reading out from the next address location. The timing used to perform this operation is derived from system clocks CLK1D and SCLK1A (10A4). After loading the shift registers, their contents are enabled onto lines D160:310, which output onto lines MDS160:310 through the output data register (Sheet 2). AD31 (14J2) going active causes NCLR1 (13G9) to reset the MB1 flip-flop (13K7), readying it to accept the next ERO. RCARO (10M3), having gone active, allows the ELDUA1 flip-flop to be reset, removing DUA0 (15N7) and causing LMBY0 (15N8) to be deactivated on the next transition of CLKOD. In 16 Mb mode, everything operates the same except that the lower half of the error logger is always selected, and LMA080:110 and LMA140:180 are steered to the error logger, instead of LMA100:180.

The halfword returned during a read error logger operation is interpreted as follows: each bit in the halfword represents 1 of 16 syndrome codes created by concatenating 4 bits with the 3-bit syndrome field (A160:180) sent to the LBC during the REL instruction. For example, if A16:18 were zeros when the REL instruction was executed, the halfword returned would represent syndrome codes 0000000 - 0001111, where bit 31 represents 0000000 and bit 16 represents 0001111. For every bit in the halfword that is set, an error has occurred with the corresponding syndrome. By using Table 18-6, the type of error can then be determined. The location of a chip in error, for errors that have been determined to be single-bit errors, can then be determined using the module number bits and the word column bits in the address field of the REL instruction (see Table 18-7).

When performing a read error logger or read error logger status operation in 8 Mb mode, address bit LMA080 must be reset. If LMA080 is set, the operation will not be performed and the LBC will reset all bits on MDS160:310. This is not true in 16 Mb mode. Table 18-7 shows the addressing scheme for read error logger and read error logger status operations.

Every time P5 is turned off, the error logger is not powered; this means that every time P5 is turned on, the error logger contains invalid data and its status flip-flops may or may not be set. A read error logger status operation and a read error logger operation must be performed for all error logger addresses in order to clear out the error logger so that valid errors can then be recorded.

TABLE 18-7 ERROR LOGGER ADDRESSING SCHEME

		ADDRESS BUS BITS (LMA)											
		080	090	100	110	120	130	140	150	160	170	180	190
8 MB MODE	Read Error Logger	Must Be Reset	Set - Upper 1/2 Reset - Lower 1/2	Module No. (0-15)				Word Column (0-3)	Syndrome Bits S0 S1 S2			Must Be Reset	
	Read Error Logger Status	Must Be Reset	Set - Upper 1/2 Reset - Lower 1/2	Not Used (Don't Cares)							Must Be Set		
16 MB MODE	Read Error Logger	Module No. (0-15)		Not Used (Don't Cares)		Word Column (0-3)	Syndrome Bits S0 S1 S2			Must Be Reset			
	Read Error Logger Status	Not Used (Don't Cares)							Must Be Set				

NOTE

LMA200:310 are not used (don't cares)

### 18.3 MNEMONICS

The following is a list of the mnemonics used on the LBC board. The meaning and 35-806D08 schematic source of each signal are provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
A080:A310	Internal address bus lines	Sheet 3
AD01:AD31	Shift counter bits	10C3
BA080	Board Address 8	3F1
BA090/1	Board Address 9	3F1
BMCIO	Buffered memory cycle initiate	9M7
BMVFO	Buffered memory voltage failure line	9M9
BSCLR0	Buffered system clear	9M4
BYPO/1	Cache bypass	16K6,16L8
CAENO/1	Cache enable flip-flop	16S6
CAR1	Refresh counter carry	13N5
CAWEO	Cache write enable	11E2
CB011:CB031	Control bits	3F8
CH1T1	Cache Hit	12S6
CLK0D	Buffered processor clock	10A4
CLK1C	Processor clock	9L7
CLK1D	Buffered processor clock	7N8
CLRO	Cycle steal clear	13D2
CLROB	Clear DU circuit	15E7
CLTB1	TB timer feedback	16A1
CPER1	Buffered cache parity detect	16R8
CSTRIN00:10	Cycle steal refresh inhibit	13A3
D000:D310	Internal data bus lines	Sheets 2,6,8,9,10,11
D000A	Test and set bit 0	15K5
D160A	Test and set bit 16	15K6
DA0:DA7	First-level error decode bits	5K6,5K7
DB0:DE7	First-level error decode bits	5K5,5K6
DC0:DC7	First-level error decode bits	5K8,5K9
DERRO	Disable error correction line	5G6
DHWO	Buffered DMA halfword line	3C6
DMAHWO	DMA halfword line	3A6
DMARSO	DMA read and set	3D9
DMARSTO	DMA read and set latched	3F9
DPR1	Depower line	13K2
DRFWO/1	DMA read fullword	14E7
DREL1	Data read error logger	14H5
DSFWO	DMA store fullword	14D4
DSHWO	DMA store halfword	14D3
DUAO/1	Data unavailable	15N7



<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
EAO/1	Enable address flip-flop	16S4
EB000:EB310	Data bit correction lines	Sheet 6
EDO/1	Enable data lines	15G1
ELMA00:30	Error logger and module address	3G2, 3F3
ELO	Error logger select line	14G4
ELA04:ELA11	Error logger address lines	Sheet 10
ELDUA0/1	Error logger data unavailable	10G4
ELST1	Error logger status select line	14H5
END1	Standby end flip-flop	13F5
EPB000:EPB310	Parity bit correction lines	Sheet 7
ERO	Memory cycle start	13G7
ERLA01	Error logger address 0	3F1
EWE1	End write enable flip-flop	15F3
FNPM0/1	Nonpresent memory flip-flop	14S5
GDD1	Good data disable flip-flop	15N4
GMVFO	Nonpresent memory or memory voltage fail	9N7
GP000:GP060	Good parity lines	7H2,7H4
HIT0/1	Cache hit flip-flop	12S7
LD01	Error logger RAM output	10K8
LD02	Error logger RAM output	10N7
LDBY01:LDBY31	Load byte	Sheet 14
LDGP1	Load good parity line	14M5
LDOD1	Load output data register	16K9
LMA080:310	Local memory address lines	Sheet 3
LMBO01:381	Local memory bus lines	Sheets 3,8,9
LMBY0/1	Local memory busy flip-flop	15N8
MATDO	MAT read and set dirty bit latched	3F8
MATRO	MAT read and set reference bit latched	3F8
MATRSD0	MAT read and set dirty bit	3D8
MATRSRO	MAT read and set reference bit	3D8
MBO/1	Memory busy flip-flop	13K7
MBOA	Buffered memory busy lines	13N7
MB1A	Buffered memory busy lines	13N7
MB1B	Buffered memory busy lines	13N8
MB1C	Buffered memory busy lines	13N8
MCCO	Memory cycle complete line	9G2
MCIO	Memory cycle initiate line	16R5
MDS000:MDS310	Processor data bus lines	Sheet 2
MEO/1	Memory error flip-flop	15L2
MEA000:MEA030	Memory expansion address lines	9G1,4
MERO	Memory error detect line	5N2
MER1	Memory error detect line	5N6
MIS1	Cache index compare line	12S6
MRDSC	Memory read data strobe	9G6

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
MREO	Memory read enable control line	9G1
MREFO	Memory refresh line	9G5
MWA001	Memory word address line	9G3
MWA011	Memory word address line	9G5
MWEO	Memory write enable control line	9G3
MX01:31	Memory extension address lines	3H2
NCEO	Noncorrectable error line	7R4
NCLR1	Normal clear line	14R4
NEO/1	No error flip-flop	15N2
NPMO	Nonpresent memory line	14R4
NVAL1	Valid RAM data output	12N3
NVMO	Memory voltage failure signal	9L9
ODD1	Output data disable	16N3
P000:P060	Parity/syndrome bits	Sheets 4,5
PER1	Cache parity error line	11R5
PFSD0/1	P5 shutdown lines	9R4
PRFW0/1	Processor read fullword line	14H5
PSBY0	Processor store byte line	14D2
PSEL1	Processor select line	3A6
PSEL1A	Buffered processor select line	3C6
PSFW0	Processor store fullword line	14D4
PSHW0	Processor store halfword line	14D3
QWEO	Quadword enable line	16S7
QWM0/1	Quadword mode lines	16S8
RCARC	Ripple carry line	10E4
RCLC0/1	STM refresh clear lines	9N5
RCLRO	Internal refresh clear line	13H4
RCT0/1	Refresh clear time select lines	13L4
RD011	ROM data line	3D8
RD021	ROM data line	3D8
RD031	ROM data line	3D8
RDS0/1	Buffered memory read data strobe lines	9M5
REO/1	Read enable flip-flop	15K3
REF0/1	Refresh mode control lines	13L3
REL1	Read error logger line	14H5
RELA1	Read error logger RAM chip select enable	10E9
REQ1	Cycle steal request flip-flop	13D2
RFA0:RFA7	Refresh address bus	13N5, 13K5
RFCTLDO	Refresh counter load	13N6
RFQ1	Refresh queue flip-flop	15L7
RFW1	Read fullword control line	14G6
ROAST1	Read and/or set control line	14H6
RSELO	Refresh cycle steal select line	13G2
RST0/1	Read and set control lines	14H2

<u>MNEMONIC</u>	<u>MEANING</u>	<u>SCHEMATIC LOCATION</u>
RSTDCD1	Read and set decode	14D1
RURE1	Data bus control line	14M7
S000:S060	Syndrome bit lines	10C7,10C9
SBY1	Store byte control line	14H2
SCLK0A	Buffered processor shift clock	10C4
SCLK1	Processor shift clock	9L8
SCLK1A	Buffered processor shift clock	9N8
SCLPO	Systems clear relay contact	13C3
SCLROB	Buffered systems clear line	13G3
SCLROC	Buffered systems clear line	13E3
SCLR1B	Buffered systems clear line	13D3
SFW0/1	Store fullword lines	14H4
SHIFT1	Shift register advance line	10G3
SHW1	Store halfword line	14H4
SPW0/1	Store partial word line	14H2,14G1
STB0/1	Standby mode flip-flop	13H2
TA001:TA201	TA timer outputs	Sheet 16
TB001:TB161	TB timer outputs	Sheet 16
TELO/1	Test error logger control lines	14H2
TGA081:211	Cache tag RAM output lines	12A3,12A5,12A7,12A8
UCE0/1	Uncorrectable error flip-flop	7R4
UDD0/1	Uncorrectable data disable flip-flop	15L4
UFP1	P5U pullup	13F1
UP000:UP060	Uncorrected parity bit lines	9H8
VAL0/1	Valid bit data input	12H1
WA000/1	Word address counter bits	3M6
WA010/1	Word address counter bits	3M6
WCO	Word counter carry	3M9
WCC0/1	Word counter carry	3M7
WDENO	Write data enable line	14M9
WEO/1	Write enable lines	15E3
WRTO	Write control line	3A6
WRTOA	Buffered write control line	3C6
WRT1	Buffered write control line	14A3
XRP1	P5 pullup	15N3
XRP2	P5 pullup	14K3
XRP3	P5 pullup	3M8

APPENDIX A  
HARDWARE DOCUMENTATION GENERAL DESCRIPTION

1. INTRODUCTION

The hardware documentation system establishes the guidelines for:

- number notation
- part, drawing, and publication identification
- component reference designation
- connector pin numbering
- drawing system

Hexadecimal numbering and equipment identification systems are also explained.

Component reference designations are determined by the logic board layouts. Assigned reference designations are used throughout the text and drawings when referring to components.

All logic boards have one or more header connectors to connect the board to the chassis backpanel. The boards may have one or more front edge cable connectors, allowing the boards to be interconnected. The pin numbering scheme explains the pin callouts for all connectors used.

The drawing system defines the standard format of all drawings. It specifies how net and registers are named and how ICs, flip-flops, and clocked devices are represented. Schematic drawing conventions are described.

2. SCOPE

This appendix enables the digital technician to understand the documentation system. It describes number notation, the part numbering system, and the drawing system, as well as detailed illustrations.

Also included is a cross reference list of Perkin-Elmer Computer Systems Division part numbers and standard industry part numbers for the ICs and transistors found in the equipment.

### 3. NUMBER NOTATION

Hexadecimal notation is the most common form of number notation used in Perkin-Elmer Computer Systems Division documentation. A single hexadecimal digit represents a group of four binary bits. Table A-1 lists the hexadecimal characters used.

Hexadecimal numbers are preceded by the letter X and the number is enclosed in single quotation marks. Examples of hexadecimal numbers are: X'1234', X'2EC6', X'A340', X'EEFA', and X'10B9'.

1884

TABLE A-1 HEXADECIMAL CHARACTERS

BINARY	DECIMAL	HEXADECIMAL	BINARY	DECIMAL	HEXADECIMAL	BINARY	DECIMAL	HEXADECIMAL
0000	0	0	0110	6	6	1100	12	C
0001	1	1	0111	7	7	1101	13	D
0010	2	2	1000	8	8	1110	14	E
0011	3	3	1001	9	9	1111	15	F
0100	4	4	1010	10	A			
0101	5	5	1011	11	B			

### 4. PART NUMBERING SYSTEM

Perkin-Elmer Computer Systems Division parts, drawings, and publications use a common numbering system. The part number and drawing numbers for drawings which describe the part are related. Figure A-1 shows the part number format. The following paragraphs describe the different fields.

0002




Figure A-1 Part Number Format

#### 4.1 Category Field

The two-digit category number indicates the broad class or category to which a part belongs. Examples of category number assignments are:

- 01 - basic hardware systems
- 02 - basic hardware expansions
- 03 - basic software systems
- 04 - software packages
- 05 - microprograms
- 06 - test programs
- 07 - subroutines of general utility
- 10 - spare parts packages
- 12 - card file assemblies
- 13 - panels
- 17 - wire and cables
- 19 - integrated circuits
- 20 - transistors
- 27 - peripheral equipment
- 29 - manuals
- 34 - power supplies
- 35 - assembled printed circuit boards
- 36 - electro-mechanical devices

#### 4.2 Sequence Field

The sequence number identifies a particular item within the category. Sequence numbers are assigned serially and have no other significance.

#### 4.3 Functional Variation Field

The optional functional variation field consists of the letter F followed by two digits. The F field distinguishes between parts which are not necessarily electrically or mechanically equivalent, but which the same set of drawings describes. For example, a power supply may be internally strapped to operate on either 110 VAC or 220 VAC. With the exception of this strap, all power supplies of this type are identical. A note on the assembly and test specification drawings describes the strapping option.

#### 4.4 Manufacturing Variation Field

The optional manufacturing variation field consists of the letter M followed by two digits.

The M field distinguishes between parts which are electrically and mechanically equivalent (interchangeable), but which vary in manufacture method. For example, if leads are welded instead of soldered on an assembly, the M field changes.

An exception to the M field meaning exists for software related categories. When used in software, the M field number indicates the form in which a particular program is presented. If a program is a set of machine instructions, these instructions may be presented on punched cards, paper tape, or magnetic tape and can be in symbolic, relative, or absolute binary form. Thus, the same program is presented several ways.

The format for the M field and its meaning for software is:

Mxy

where x identifies the media selection (i.e., paper tape, magnetic tape, cassette, etc.) and y identifies object or source and the format.

x		y	
conceptual	0	1	object program standard
paper tape	1		format 32-bit processor
cassette	2	4	memory image
magnetic tape (800 bpi)	3	6	object program standard format 16-bit processor
cards	4	7	object nonstandard format
disk (2.5 Mb)	5	8	object established task
disk (10 Mb)	6	9	source program
magnetic tape (1600 bpi)	7		

These numbers refer to the physical program placed on an approved media for software. A paper tape object program, in standard format for a 16-bit processor, has an M16 identifier. A magnetic tape object program, in standard format for a 32-bit processor, has an M31 identifier.

The following M numbers also have special meaning:

00 conceptual object  
 91 32-bit object listing  
 92 programming specifications  
 95 program description  
 96 16-bit object listing  
 98 operating procedures  
 99 documentation and manuals

#### 4.5 Revision Field

The optional revision field consists of the letter R followed by two digits.

The R field indicates electrical or mechanical changes to a part. It does not change the part's original character. The R field changes often reflect improvements. A part with a revision level higher than the one specified can be used; however, a part with a revision level lower than specified cannot be used.

#### NOTE

A part number must contain a category number and a sequence number. All other fields are optional.

#### 4.6 Drawing Field

The optional drawing field consists of a letter from A to E followed by two digits. The letter indicates the size of the original drawing. Each letter's size is as follows:

- A - 216 mm x 279 mm (8 1/2" x 11")
- B - 279 mm x 432 mm (11" x 17")
- C - 432 mm x 558 mm (17" x 22")
- D - 558 mm x 864 mm (22" x 34")
- E - 864 mm x 1118 mm (34" x 44")

The two digits indicate the drawing type:

- |                             |                                    |
|-----------------------------|------------------------------------|
| 01 - parts list             | 15 - program description           |
| 02 - machine details        | 16 - operating instructions        |
| 03 - assembly details       | 17 - program design specifications |
| 05 - art details            | 18 - flowcharts                    |
| 06 - wire run list          | 19 - product specification         |
| 08 - schematic              | 20 - installation specification    |
| 09 - test specification     | 21 - maintenance specification     |
| 10 - purchase specification | 22 - programming specification     |
| 12 - information            | 24 - application information       |
| 13 - program listing        | 25 - functional specifications     |
| 14 - abstracts              |                                    |

#### Examples

Some examples of the part numbering system follow. The numbers were arbitrarily selected, and in most cases, they are fictitious.

35-060            The sixtieth printed circuit board assigned a part number under this system.



- 35-060M01 A printed circuit board electrically and mechanically interchangeable with the 35-060, but differing in manufacture method.
- 35-060F01 A printed circuit board not electrically, but mechanically, interchangeable with the 35-060 and described by the same set of drawings.
- 35-060R01 A revised 35-060 printed circuit board which supersedes the 35-060.
- 35-060B01 The 279 mm x 432 mm (11" x 17") parts list for a 35-060.
- 35-060B08 The 279 mm x 432 mm (11" x 17") schematic for a 35-060.
- 06-072A13 A 216 mm x 279 mm (8 1/2" x 11") listing of the 06-072 test program.
- 06-072A12 A 216 mm x 279 mm (8 1/2" x 11") information drawing on the 06-072 test program. Probably a part of the program.
- 29-060 The sixtieth manual assigned a number under this system. This number is not referenced to the part number of equipment described in the manual.

## 5. DRAWING SYSTEM

This section describes the drawings provided with the equipment. Drawings provided with peripheral devices and other purchased items may vary from the system described in this section. A digital system may be divided into a collection of functionally independent circuits such as memory, processor, and I/O device controllers. These circuits could be saleable units in their own right; electrically, they are self-contained and perform their function with minimum dependence on other functional circuits in the system. Hence, a functional circuit is treated as a building block. Each schematic contains information including type and location of discrete Integrated Circuits (ICs), pin connections, all interconnections within the schematic, connector pin numbers, and connections to other boards. The schematics reflect all the logical operations performed by the circuits. Symbols used on schematics generally conform to MIL-STD-806B.

## 5.1 Logic Boards

Three logic boards are used in the equipment: half, regular, and oversize. All logic boards contain one or more header connectors to connect the logic board to the chassis backpanel. The boards may contain front edge cable connectors, as required, allowing boards to be interconnected. Component locations on the logic boards are determined by the board layout.

Four standard chassis house the logic boards. The chassis are either 178 mm (7") or 356 mm (14") high and are classified by the number and type of boards they hold.

The chassis and the logic boards they can accommodate are given in Table A-2.

TABLE A-2 CHASSIS/BOARD CONFIGURATIONS


CHASSIS		BOARD MAX. NO. AND TYPE
356 mm (14 inch)	17 slot	11 Oversize, 6 Regular
178 mm (7 inch)	8 slot	8 Regular or 16 Half*
178mm (7 inch)	8 slot	8 Cversize

\*MAY BE A COMBINATION CF REGULAR AND HALF-BOARDS

### 5.1.1 Half-Board Logic Layout

Figure A-2 illustrates a half-board 178 mm (7") logic board layout. Half-boards measure 178 mm x 381 mm (7" x 15") and can be placed in either the right or left half chassis position as required.

With the single header connector 1 or 0 (CONN 1 or CONN 0), components are numbered from left to right, starting in the upper left corner. If a front edge cable connector is required, it is located and numbered as shown in Figure A-2.



\*The 178 mm (7") half-board is installed, with an adapter, in either the 1 or 0 side of a chassis slot. The backpanel connector and pins are referenced by the board location, 1 or 0.

\*\*The front edge connector number (X) depends upon the board location in the slot as shown below:

BOARD BACKPANEL CONNECTION	FRONT EDGE CONNECTOR
0	2
1	3

Figure A-2 Half-Board Layout

Two 178 mm (7") half-boards can be inserted into a designated chassis slot via the 16-398 Half-Board Adapter Kit. (See Figure A-3.) Depending on requirements, the half-board adapter kit can strap two active 178 mm (7") boards or one active board and one blank 178 mm (7") board. Wiring does not take place between the boards and the adapter. Due to the adapter's design, the connectors on the board plug directly into the chassis slot backpanel connector.

665




Figure A-3 16-398 Half-Board Adapter

### 5.1.2 Regular Logic Board Layout

Figure A-4 illustrates a regular logic board layout. Regular logic boards measure 381 mm x 381 mm (15" x 15") with header connectors (CONN 0 and CONN 1) located on the right. The first IC in the upper corner is 01 and the first capacitor is C1. Optional front edge cable connectors (CONN 2 and CONN 3) are located as shown in Figure A-4.

0004-1





Figure A-4 Regular Logic Board Layout

### 5.1.3 Oversize Logic Board Layout

Figure A-5 illustrates an oversize logic board layout. Oversize logic boards measure 381 mm x 432 mm (15" x 17"). The boards have three header connectors (CONN 0, 1, and 2). Five front edge connectors (CONN 3, 4, 5, 6, and 7) are located as shown in Figure A-5. For individual board layouts, refer to the related installation manual.

0727-1



\*FRONT EDGE CONNECTORS AS REQUIRED.

\*\*REFER TO APPLICABLE INSTALLATION MANUAL FOR INDIVIDUAL BOARD LAYOUT.

Figure A-5 Oversize Logic Board Layout

## 5.2 Connector Pin Numbers

Connector pin numbers are identified by a 4-digit number in the format rpp-c,

where


r is the row number  
 pp is the 2-digit pin number  
 c is the connector number

For example, connector pin number 103-1 refers to the fourth pin (03) in row 1 of connector 1. (See Figure A-6.)

### 5.2.1 Regular and Half-Boards

Figure A-6 shows the header and front edge cable connector's pin numbering scheme for regular and half boards. Header connectors have two rows of pins, and 42 positions. Front edge cable connectors have two rows of pins, but the pins may vary in the number of positions.

0006-1



\*THE HALF BOARD IS INSTALLED WITH AN ADAPTER, IN EITHER THE 1 OR 0 SIDE OF A CHASSIS SLOT. THE BACKPANEL CONNECTOR AND PINS ARE REFERENCED BY THE BOARD LOCATION, 1 OR 0.

Figure A-6 Regular and Half-Board Connector Pin Numbering

### 5.2.2 Oversize Boards

Figure A-7 shows the header and front edge cable connector's pin numbering scheme for oversize boards. Header connectors (CONN 0, 1, and 2) have two rows of pins and 44 positions. Front edge cable connectors (CONN 3, 4, 5, and 6) have two rows of pins, but the pins may vary in number. Connector 7 is located in three positions, as indicated.

0728




Figure A-7 Oversize Board Connector Pin Numbering



### 5.3 Register Naming System

The following rules are used to name registers:

1. Mnemonic names are restricted to six descriptors and a state indicator.
2. Each bit in the register is numbered, usually starting at 00 on the left, or most significant positions, and continuing to N-1 on the right. N is the number of bits in the register.
3. The 00 bit is the Most Significant Bit (MSB) and N-1 is the Least Significant Bit (LSB).

### 5.4 IC Representation

The ICs mounted directly on the logic board are represented on the schematic drawing by logic symbols. Each symbol contains the reference designation, device part number (category and sequence), and symbol mnemonic designation. (See Figure A-8.)




Figure A-8 High Speed AND Gate

The designations, numbers, and references shown in Figure A-8 are:

- A20 Shows the component location on the logic board. (Refer to Section 5.1.)
- 19-025 The number 19 is the category number of ICs and the 025 is the sequence number of the component.

HA Designates that this component is a high speed AND gate. Other common designators are:

P - power gate  
SDF - Schottky, D flip-flop  
SG - Schottky gate  
SGO - Schottky high speed gate, open collector  
SBO - Schottky high speed buffer, open collector  
B - Buffer  
SB - Schottky high speed buffer  
LOR - Low power Schottky OR  
LN - Low power Schottky NOR  
SOR - Schottky OR  
SN - Schottky NOR  
SA - Schottky AND  
SF - Schottky J/F flip-flop

L1 This input lead is from area L1 on the same schematic sheet.

10M1, }  
12A2, } Designate outputs to other logic schematic sheets.  
18K4 }

218-0 }  
117-0, } Designate inputs from connector 0.  
114-0 }

Pin numbers 01, 02, 04, 05, and 06 correspond directly to the actual IC pin numbers.

## 5.5 Flip-Flops

When possible, the immediate output from a flip-flop (1 or 0 side) has a mnemonic name preceded by an F. Usually, a flip-flop named PSEL (Processor Selected) has an output mnemonic on the 0 side of FPSEL0. (Refer to Figure A-9.) Thus, when observing a mnemonic at the terminal end of a net, the digital technician has an indication that the signal is the output from a flip-flop rather than a decoded function.




Figure A-9 Clocked Devices

### 5.6 Clocked Devices

Clocked devices, flip-flops, and counters in particular, are drawn to indicate information concerning their inputs. An input, having a circle adjacent to the pin designation, implies that a low active signal is needed to perform the specified operations. The symbol > at the clock input shows that the device changes state on an edge. If no circle is present, the chip is positive edge triggered. (Refer to Figure A-9.)

### 5.7 Nets

A net is an electrical connection between two or more points in a circuit. Ordinarily, a net has an originating end, usually a collector where the signal is generated, and one or more terminating ends. It is often convenient to assign descriptive mnemonic names to nets to identify them on schematics. Whether or not a net is named is arbitrary; however, a net is always assigned a name if:

1. The net is contained on one drawing sheet; but it is not a complete solid line on that sheet.
2. Part of the net appears on more than one sheet.
3. Part of the net connects with a different schematic.
4. Part of the net leaves a logic board.

If a net is named, the following rules apply:

1. Except in special cases, mnemonic names are a maximum of six characters plus a state indicator.
2. No other characters are permitted.
3. Where possible, mnemonics are descriptive; however, descriptive names are not always possible and the danger of misinterpreting a mnemonic exists.
4. A mnemonic name can be assigned to only one net.
5. A state indicator suffixes every mnemonic. This indicator consists of the digit 1, for the logically true state, or the digit 0, for the logically false state. For example, the set side of a flip-flop normally has 1 state indicator; the reset side normally has the 0 state indicator. The state indicator for a function changes each time that function is inverted. Thus, the state indicator permits assigning the same mnemonic to functions that are identical except for an inversion. Logic 0=.5 VDC or less, logic 1=2.4 VDC or more.
6. When a logical function is inverted, an inversion indicator is added after the state indicator allowing for functionally equivalent, but electrically different nets to have the same mnemonic name. Assume a signal NAME1 may be inverted to produce NAME0. If NAME0 is then inverted, NAME1A is produced. NAME1 and NAME1A are functionally equivalent, but physically different nets.

If a net fans out to many sheets of a schematic or to sheets on different schematics, it is assigned a mnemonic name and zoned from sheet to sheet. This zoning allows for proper identification of the originating and terminating ends of the net. The originating end of a net is the driver where a signal is generated. Terminating ends are all other points to which the net connects. When a lead leaves a sheet at the originating end, it is zoned by first indicating the sheet on which the net reappears. Assume that the gate shown in Figure A-8 is on schematic Sheet 20. The output NAME1 appears on Sheet 10, 12, and 18 of the schematic. The schematic number is implied. When a net enters a sheet from another sheet, it is labeled with the same mnemonic name and is only zoned back to the originating end of the net. In Figure A-8, the ENBL1 may have many other terminations in addition to the one shown. When a net leaves the sheet where it originates, it is generally zoned to every other sheet where the net terminates; the terminating end is zoned only to the originating sheet. On schematics, signals are coordinated between sheets only when the sheets are related to the same board. When a signal leaves a board, the backpanel map must be used.

When a lead leaves a logic board, it usually leaves through a logic board backpanel connector pin. Even if the complete net is on one drawing sheet, these connector pins must be shown on the schematic. Since the logic board location number, either in the logic symbol or the footnote, implies the connector number itself, only the connector pin number must be indicated under the pin symbol. In Figure A-8, RD061 enters the logic board on pin 114 of header connector 0.

## 5.8 Schematics

Figure A-10 is a schematic sheet with call-outs of the described conventions. The schematic drawings for a basic digital system are located in the rear of the appropriate digital system maintenance manual. Schematic drawings for other expansions are included with the expansion or with the publications which describe the expansion.




Figure A-10 Functional Schematic Format Drawing

## 6. PART NUMBER CROSS REFERENCE LIST

<u>Part No.</u>	<u>Type</u>	<u>VENDOR/JEDEC Number</u>
19-001	Dual 4 Input NAND DTL	861*
19-002	Triple 3 Input NAND DTL	863
19-003	Quad 2 Input NAND DTL	849
19-004	Hex 1 Input NAND DTL	837
19-005	Dual Power Gate DTL	844*
19-006	Dual Buffer DTL	832*
19-007	Flip-Flop DTL	848*
19-008	Gate Expander Dual 4 Input DTL	833*
19-009	8 Bit Stack DTL	930*
19-010	Differential Comparator LIN	710C
19-012	Dual 4 Input NAND Buffer TTL	74H40
19-013	Quad 2 Input NAND DTL	946
19-014	Dual J-K FLip-Flop DTL	855*
19-015	Hex Inverter 1 Input	74H04
19-016	Quad 2 Input NAND TTL	74H00
19-017	Triple 3 Input NAND TTL	74H10
19-018	Dual 4 Input NAND TTL	74H20
19-019	Single 8 Input NAND TTL	9007*
19-020	Operational Amplifier LIN	1709*
19-021	Quad 2 Input Power DTL	1644*
19-022	Dual J-K Flip-Flop TTL	3061*
19-023	Selected Dual Buffer 19-006 with 20-30 nanosecond delay DTL	932*
19-024	Triple 3 Input AND TTL	74H11
19-025	Dual 4 Input AND TTL	74H21
19-026	2-2-2-3 Input AND/OR TTL	74H52
19-027	4 Bit Adder TTL	7475
19-028	4 Bit Serial Adder TTL	7483
19-029	Quad Exclusive - CR TTL	7486
19-030	4 Bit Shift Register TTL	7495
19-031	One Shot TTL	74121
19-032	1 of 10 Decoder Open Collector	74145
19-033	Dual Sense Amplifier LIN	7524
19-034	Retriggerable One Shot TTL	74122
19-035	4 Bit Up/Down Counter TTL	74193
19-036	Quad 2 Input Open Collector TTL	7438
19-037	High Performance Operational Amp	748393
19-038	Dual 4 line to 1 line Mux TTL	74153
19-039	4 Bit ALU TTL	74181
19-040	4 Stage Look Ahead Carry TTL	74182
19-041	4 x 4 Register Stack TTL	74170
19-042	Dual Retriggerable One Shot TTL	74123
19-043	Quad 2 Input NAND Open Collector	74H01
19-044	Hexadecimal Inverter Open Collector TTL	74H05

\*Obsolete

CROSS REFERENCE LIST (Continued)

<u>Part No.</u>	<u>Type</u>	<u>VENDOR/JEDEC Number</u>
19-045	Dual J-K Flip-Flop TTL	74H106*
19-046	Quad RS-232C Line Driver	ML1488
19-047	Quad RS-232C Line Receiver	MC1489A
19-048	8 Bit Shifter 24 Pin DIP	74198
19-049	1024 Bit PROM TTL	DM8587
19-050	8 Input NAND TTL	74H30
19-051	1024 Bit PROM TTL	74187
19-052	Dual 4 Input Buffer	832*
19-053	4 2-line-to-1-line Data Sel. Mux	74157/9322
19-054	Quad 2 Input NAND STTL	7400
19-055	Quad 2 Input NAND STTL	74S00
19-056	Quad 2 Input NAND Open Collector STTL	74S03
19-057	Hex 1 Input Inverter STTL	74S04
19-058	Triple 3 Input NAND STTL	74S10
19-059	Triple 3 Input AND STTL	74S11
19-060	Dual 4 Input NAND STTL	74S20
19-061	Dual 4 Input Buffer STTL	74S40
19-062	2-2-3-4 Input AND/OR Inverter STTL	74S64
19-063	Dual D Edge Triggered Flip-Flop STTL	74S74
19-064	Dual J-K Flip-Flop STTL	74S112
19-065	Quad 2:1 Mux Non-Inverting STTL	74S157
19-066	Quad 2:1 Mux Inverting STTL	74S158
19-067	4 Bit ALU STTL	74S181
19-068	4 Stage Carry Look Ahead Carry STTL	74S182
19-069	8 line to 1 line Mux STTL	74151
19-070	4 Bit Synchronous Counter TTL	74161
19-071	Quad D Edge Triggered Flip-Flop	74175
19-072	4 Bit Left/Right Shift Register TTL	74194
19-073	Dual 4:1 Mux Tri-State TTL	8214(NAT)
19-074	8 Bit Priority Encoder TTL	9318(F)
19-075	16 x 4 Register Stack TTL	3101(INT)
19-076	1024 Bit Memory MOS	TM54062
19-077	256 Bit Memory TTL	6531(MON)
19-078	Dual 4 Input NAND Open Collector	74S22
19-079	Comparator Dual	NE5211
19-080	1024 Bit PROM TTL	82S29(SIG)
19-081	Univ. Asynchronous Receiver/ Transmitters	TR1042A
19-082	2-2-3-4 Input AND/OR Invert Open Collector STTL	74S65

\* Obsolete



CROSS REFERENCE LIST (Continued)

<u>Part No.</u>	<u>Type</u>	<u>VENDOR/JEDEC Number</u>
19-083	9 Bit Parity Generator/Checker STTL	82S62(SIG)
19-085	Timer	MC1555
19-086	741 C DIP Operational Amplifier	741
19-087	747 DIP Operational Amplifier	747
19-088	733 C DIP Operational Amplifier	733
19-089	Dual D Edge Triggered Flip-Flop	74H74
19-090	High Speed (710) Differential Comparator DIP	710
19-091	Retriggerable Single One Shot	9600
19-092	Negative Voltage Regulator	1463
19-093	Positive Voltage Regulator	1469
19-094	Positive Voltage Regulator	723
19-095	Linear Positive Voltage Regulator	805
19-096	First In-First Out Serial Memory 64 Word 4 Bit	3341
19-097	Amplifier	LH0002* (RES)
19-098	Quad 2:1 Multiplexor Non-Inverting	74157
19-099	Dual Sense Amplifier Inverting	75234
19-100	Dual Driver 8 Pin DIP	75452
19-101	Quad-2 Input Positive NAND Buffer	7437
19-102	6-1 Input Buffer/Buffer Open Collector	7407
19-103	1 of 10 Decoder	7442
19-104	Current Switch Memory Driver	75325
19-105	Dual Differential Driver	75114/ 9614
19-106	Dual Differential Receiver	75115/ 9615
19-107	Dual Sense Amplifier	7520
19-108	Quad 2 Input NAND	7400
19-109	Hex Inverter Buffer Driver Open Collector	7406
19-110	Hex Inverter	7404
19-111	Dual 4 Input NAND Buffer	7440
19-112	Optically Coupled Isolator	4N25
19-113	360 Dual Line Driver	75123
19-114	360 Triple Line Receiver	75124
19-115	Quad 2 Input AND TTL	74H08
19-116	Dual 4:1 Multiplexor STTL	74S153
19-117	4 Bit Magnitude Comparator STTL	74S85
19-118	Quad Bus Transceiver TTL	26S12A
19-119	Expandable AND/CR Invert TTL	74H55
19-120	Dual Timer	NE555
19-121	Matched Pair 19-085 (P.S. Timing)	MC1555

\* Obsolete

CROSS REFERENCE LIST (Continued)

<u>Part No.</u>	<u>Type</u>	<u>VENDOR/JEDEC Number</u>
19-122	1024 Bit PROM TTL	SEE 19-051
19-123	Dual Voltage Controlled Oscillator	74S124
19-124	4-2 Input NAND Buffer STTL	74S37
19-125	4-2 Input NAND Buffer STTL	74S38
19-126	Dual 2 Wide 2 Input AND/OR Inverter STTL	74S51
19-127	4-2 Input Exclusive OR STTL	74S86
19-128	13 Input NAND, 3-State STTL	74S134
19-129	3 to 8 Line Decoder STTL	74S138
19-130	2-4 Input NAND 50 Ohm Line Driver STTL	74S140
19-131	4D FF STTL	74S175
19-132	4 2/1 Mux STTL	74S258
19-133	4 Bit Binary Full Adder TTL	74283
19-134	Hexadecimal Buffer/Inverter TTL	8T98
19-135	4 Bit Binary Counter STTL	(98S16)
19-136	1 of 10 Decoder HS & HV	74145
19-137	Dual Peripheral Positive OR Driver 8 Pin DIP	75453(SIG)
19-138	Character General	2513
19-139	Driver/Decoder	7447AN
19-140	8 Bit Latch	9334PCQM
19-141	Multi-Port Register	9338PCQM
19-142	1024 Bit PROM TTL	SEE 19-080
19-143	4K x 1 NMOS RAM	9050
19-144	4-Hysteresis Rec	8T380
19-145	Voltage Regulator +15 500 Milli- amperes	78M15AUC
19-145F01	Voltage Regulator +12 500 Milli- amperes	78M12AUC
19-145F02	Voltage Regulator -15 500 Milli- amperes	LM340T-15
19-146F00	Voltage Regulator -15 500 Milli- amperes	79M15/ LM320T-15
19-146F01	Voltage Regulator -12 500 Milli- amperes	79M12/ LM320T-15
19-146F02	Voltage Regulator -2 500 Milli- amperes	79M05
19-146F03	Voltage Regulator -5 500 Milli- amperes	7905/ LM320T-5
19-147F01	8 Channel Analog Mux	H11-181A-5
19-147F02	8 Channel Analog Mux	Analog Devices A07503JN

CROSS REFERENCE LIST (Continued)

<u>Part No.</u>	<u>Type</u>	<u>VENDOR/JEDEC Number</u>
19-148	Voltage Follower	LM310D
19-149	High Speed Op Amp	HA2-2525-5
19-150	2 Channel Analog Switch	DG1828A/ IH5048 CTW
19-151	Low Level Inst Amp	AD521JD
19-152	Linear Amp	BB3660J
19-153	4-2 Input NAND IPTTL	74LS00
19-154	Hex Inverter LPTTL	74LS04
19-155	3-3 Input NAND LPTTL	74LS10
19-156	2-4 Input NAND IPTTL	74LS20
19-157	8 Input NAND LPTTL	74LS30
19-158	4-2 Input NOR LPTTL	74LS02
19-159	4-2 Input OR LPTTL	74LS32
19-160	4-2 Input AND LPTTL	74LS08
19-161	3-3 Input AND LPTTL	74LS11
19-162	2-4 Input AND LPTTL	74LS21
19-163	4-2 Input NAND Schmitt Trigger LPTTL	74LS132
19-164	4-2 Input NAND Buffer LPTTL	74LS37A
19-165	2-D FF LPTTL	74LS74
19-166	2-JK FF LPTTL	74LS112
19-167	4-D FF LPTTL	74LS175
19-168	3 to 8 Decoder Demux LPTTL	74LS138
19-169	Hex Inverter Open Collector LPTTL	74LS05
19-170	4-2 Input NAND Open Collector LPTTL	74LS03
19-171	Dual Multivibrator	74LS123
19-172	4-2 Input Exclusive OR LPTTL	74LS86
19-173	8 to 1 AND/OR Invert Mux LPTTL	74LS151
19-174	4-2 Input AND/OR Mux LPTTL	74LS257
19-175	4-2 Input AND/OR Mux LPTTL	74LS157
19-176	4-2 Input Mux LPTTL	74LS258
19-177	4-1 Input AND/OR Mux LPTTL	74LS153
19-178	3-3-2-2 Wide AND/OR Inverter LPTTL	74LS51A
19-179	4-3-3-2 AND/OR Inverter LPTTL	74LS54
19-180	4 Bit Counter LPTTL	74LS161
19-181	4 Bit Up/Down Counter LPTTL	74LS193
19-182	4 Bit Left/Right Shift Register TTL	74LS194
19-183	2-Line Driver	75110
19-184	4 Bit Micro Controller	AMD2901
19-185	4K-Bit ROM	N82S115
19-186	4K-Bit PROM	82S215N
19-187	Quad 2:1 Mux with Storage LPTTL	74LS298
19-188	ROM Chip Programmed In House 16 Bit LSU	
19-189	ROM Chip Programmed In House 32 Bit LSU	

CROSS REFERENCE LIST (Continued)

<u>Part No.</u>	<u>Type</u>	<u>VENDOR/JEDEC Number</u>
19-190	Quad Comparator	LM339
19-191	Quad 2-Input NOR Gate	CD4001AE
19-192	Dual D Flip Flop	CD4013AE
19-193	1024 Bit PROM TTL	SEE 19-051
19-194	2K PROM TTL	N82S131
19-195	2K PROM TTL	SEE 19-051
19-196	Quad 2 Input 3 State Mux. Non Inverting	74S257
19-197	1024 B Dynamic RAM (NMOS)	MK4096N-16
19-198	Field Programmable Logic Array	82S00
19-200	16 x 4 First In-First Out (FIFO)	9430
19-201	6800 Micro-Processor	MC6800
19-202	Peripheral Interface Adapter (PIA)	MC6820
19-203	Sync Serial Data Adapter (SSDA)	MC6852
19-204	1K RAM	MCM6810A
19-205	2 Phase Clock	MC6870A
19-206	4 Input 3 State Line Transceiver	8T26/ 8T26A
19-207	Error Checking, Polynomial Gen.	MC8506P
19-208	Dual VCO	MC4024P
19-209	Phase Frequency Detection	MC4044
19-210	Micro-Processor	2608-1/ MCM6830P
19-214	Asynchronous Communication Interface Adapter	MC6850
19-215	Differential Line Driver	AM26LS31
19-216	Differential Line Receiver	AM26LS33
19-217	Tri-state Line Driver/Receiver	
19-218	1024 x 1 Bi-Polar RAM	74S214A
19-219		82S181A
19-220	1024 x 8 PROM	82S181A
19-221	16,384 x 1 MOS RAM	MK4116P-2
19-222	Over-Voltage Protector	MC3423U
19-223	9 Bit Even/Odd Parity Generator/ Checker	74S280
19-224	Octal Flip-Flop	74LS377
19-225	Line Driver/Receiver	74LS244
19-226	Refresh Counter	3242
19-227	Hex Flip-Flop	74LS174
19-228	4096 x 1 MOS RAM	MK4027-2
19-229	Tri-state Hex Buffer	8T97
19-230	Shift	74S350
19-231	D Register	MC2918
19-232	8 Bit Latch	74S373
19-233	Octal Flip-Flop	74S374
19-234	Quad 2 Input NOR Gate	74S02
19-235	Quad 2 Input OR Gate	74S32
19-236	Quad 2 Input AND Gate	74S08
19-238	10 Volt Precision Reference	AD581JH
19-239	Baud Rate Generator	

CROSS REFERENCE LIST (Continued)

<u>Part No.</u>	<u>Type</u>	<u>VENDOR/JEDEC Number</u>
19-240	Octal Bus Driver	74S241
19-241	Dual 5 Input NOR Gate	74S260
19-242	Optically Coupled Isolator	MCT273
19-243		
19-244	ROM	702,703 (Centronics)
19-245		
19-246	Reg Pulse Width Modulator	SG3524
19-247	3 Term Reg 1 Amp	SG78XXCK UA78XXKC
19-248	3 Term Reg 1 Amp	UA78L12, UA78C12ACDB, LM78L12AHC
19-249	Digital Delay Module	212XX(Pulse), DL-18XX(Valor)
19-250	Dual Mono Multivibrator	74221, SN74221
19-251	Hex Invert/Hysteresis	SN7414
19-252	1KX1 RAM (MOS)	2125AL, 93L425XC
19-253	2KX8 Bipolar PRCM	3636-1, 76161-5
19-254	256 x 9 RAM	93479XC, N82S212
19-255		
19-256	Xtal Clock Osc.	XO-33C20 (Dale), 7401-308, 20MHZ (Spectrum)
19-258	P NAND Gate/Invert	SN74S133
19-259	2-4 Decoder/Demux	SN74S139
19-260	2-4 Decoder/Demux	SN74LS139
19-261	8-3 Encoder	SN74LS148
19-262	Octal Buffer/3 State Output	SN74LS240
19-263	Octal D Type Flip-Flop	SN74LS374
19-264	256 x 4 RAM	93422
19-265	256 x 4 RAM	93L422
19-266	4 x 4 Register File	SN74LS170
19-267	Optically Coupled Isolator	TIL102
19-268	4096 Bit High Speed RAM	52147 (Amer, Micro)
20-001	Transistor NPN High Speed Switch	2N3646
20-002	Transistor PNF 500 MA	MPS6534
20-003	Transistor	DT5-423/ 2N3902
20-004	Transistor NPN	2N5189/ 64493
20-005	Transistor	2N3056

CROSS REFERENCE LIST (Continued)

<u>Part No.</u>	<u>Type</u>	<u>VENDOR/JEDEC Number</u>
20-006	Transistor NPN 15 Amps 100W T03 Case	2N3055
20-007	Transistor NPN 3 Amps	TIP31A
20-008	Transistor PNP 3 Amps	TIP32A
20-009	Transistor Triac 2 Amps 100V	A03001
20-010	Transistor NPN 500 MA Code Driver	2N5845/ 2N5845/ 74659A
20-011	Transistor Phcto	2N5777
20-012	Transistor PNP High Current Switch	2N2907/ TS3413
20-013	Transistor NPN	2N3302
20-014	Transistor NPN	2N4238
20-015	Transistor PNP	2N4235
20-016	Transistor PNP	2N3740
20-017	Transistor NPN	2N3766
20-018	Transistor, Power Silicon NPN	2N3054
20-019	Transistor	2N6038
20-020	Transistor Switching 1 Amp T05 can	2N3725
20-021	Transistor NPN Silicon	MPS3646
20-022	Transistor NPN	2N1711
20-023	Transistor PNP	2N905A/ J2N2905A
20-024	Transistor Switch	2N3776
20-025	PNP High Speed Switch	2N3467
20-026	Transistor Module, Quad	FSQ1079/ FPQ3724
20-027	Transistor	2N2369
20-029	Transistor	
20-030	Transistor	HPX002
20-031	Transistor	2N3568
20-032	Transistor NPN	SEE 2N6486 SPEC
20-033	Transistor	KE4393
20-034	Transistor	2N3904
20-035	Transistor	2N3906
20-036	Transistor	MP54356
20-037	Transistor	D45H2
20-038	Transistor	2N2520
20-039	Transistor	2N222A
20-043	MCS FET	
21-025F01	1K ohm-15 to Common DIP	898 1-1K ohm (Beckman)
21-025F02	470 ohm-15 to Common DIP	898-1-470 ohm (Beckman)
21-025F03	330 ohm-15 to Common DIP	898-1-330 ohm (Beckman)

CROSS REFERENCE LIST (Continued)

<u>Part No.</u>	<u>Type</u>	<u>VENDOR/JEDEC Number</u>
23-001	Diode High Speed-High Current	1N4150
23-002	Diode 5.1 V Zener	1N4733A
23-003	Diode 10V Zener	1N4750A
23-004	Diode 6.1 V Zener	1N4735A
23-007	Diode Mot Bridge	MDA962-2
23-008	Diode Int. Rectifier	40HF-5R
23-009	Diode	1N4735
23-010	Diode Int. Rectifier	S1Y1P
23-011	Diode Rectifier	2N681
23-012	Diode Thermistor	1D2032
23-013	Diode 9.3V	1N2163
23-014	Diode	1N3880
23-015	Diode	1N3889
23-016	Diode Bridge Rectifier	YS448
23-017	Diode	1N2070
23-018	Diode 18 V Zener	1N4746
23-019	Diode	1N3615
23-020	Diode 8.2V Zener	1N756A
23-021	Diode 9.1 V Zener	1N757A
23-022	Diode 3.3V Zener	1N746A
23-023	Diode Bridge Rectifier	KDH250
23-024	Diode, Power Fast Rec. 30 Amps	1N3909
23-025	Diode, Power Fast Rec. 3 Amps	MR841/ A115A
23-026	Triac 600V 30 Amps	2N6162
23-027	Diac 32V	1N5761
23-028	Power SCR Thyristor	2N4441
23-029	Diode	1N4607
23-030	Diode	1N4156A
23-031	Diode 6.8 V Zener	1N4736A
23-032	Diode 9.1 V Zener	1N4739
23-033	16 Diode Array	45190 (Litton)
23-034R01	Switch Diode 600 MA	TSC1N4607
23-035	Diode 40A	MBA4030
23-036	Diode	MPD-400
23-037	Zener Diode 2.4V	1N4370
23-041F00	Low Voltage Zener Diode	LVA51A40114/ LVA51A22819
23-041F02	Low Voltage Zener Diode	LVA62A40098/ LVA62A22941/ LVA62A40212
23-042	Power Schottky	SD41
23-043F00	Zener Diode Avalanche 5.1V	
23-043F01	Zener Diode Avalanche 5.6V	
23-043F02	Zener Diode Avalanche 6.2V	
23-060	Bridge Rectifier, 600V, 50A	
30-013	4.7uH Inductor	
30-013F02	1.5uH Inductor	
30-013F03	2.2uH Inductor	

CROSS REFERENCE LIST (Continued)

<u>Part No.</u>	<u>Type</u>	<u>VENDOR/JEDEC Number</u>
30-018	100 nanoseconds Delay Line 10 taps	30-018 (Princeton Advanced Eng.)
30-019	50 nanoseconds Delay Line 10 taps	30-018 (Princeton Advanced Eng.)
33-032	Hexadecimal Switch	BERG or AMP



PROG= ASSEMBLED BY CAL 03-066R07-00 (32-BIT)

```

0000 0001      1  LSU      EQU    1      LSU00000
0000 0000      2  TEST     EQU    0      LSU00010
000000I      3  *                               LSU00020
      4          IFZ     LSU      LSU00030
      6          ELSE
      8          ENDC
      9  *
     10          ERSQZ
     11          NORX3
     12          SQUEZ
     13          CROSS
     14          FREZE
     15          TARGT 32
     16  *
     17  * THIS PROGRAM IS DESIGNED TO RUN ON THE PERKIN-ELMER SERIES
     18  * 3200 ONLY. IT USES INSTRUCTIONS NOT AVAILABLE ON THE
     19  * PERKIN-ELMER 7/32 OR 8/32.
     20  *
     21  * USING CONDITIONAL ASSEMBLY INSTRUCTIONS THIS SOURCE
     22  * WILL PRODUCE EITHER OF THE FOLLOWING PROGRAMS:
     23  *
     24  *      SETTING                PROGRAM
     25  *
     26  *      LSU
     27  *
     28  *      1 .....STANDARD LSU LOADER - FOR CHIPS.
     29  *      0 .....BOOTSTRAP LOADER (TAPE) - FOR TESTING.
     30  *
     31  * IF THE LSU OPTION IS SPECIFIED THIS PROGRAM PRODUCES THE FORMAT
     32  * REQUIRED FOR LSU STORAGE AND OPERATION (SEE PROGRAMMING
     33  * SPECIFICATION 02-267R02A22 SECTION 5)
     34  *
     35  * NOTE: IF 'TEST' IS SET TO A NON-ZERO VALUE, THE PROGRAM(S)
     36  * GENERATED WILL RUN ON A 7/32 OR 8/32.
     37  *
     38  * THIS PROGRAM IS A LOADER THAT READS A CORE IMAGE OF OS/32
     39  * FROM A 5, 67, OR 256 MEGABYTE DISC, FROM A FLOPPY DISC,
     40  * OR FROM A MAGNETIC TAPE.
     41  *
     42  *      DEVICE CODES          DEVICE
     43  *
     44  *      X'32'                5MB DISC - FIXED
     45  *      X'33'                5MB DISC - REMOVABLE
     46  *      X'35'                67MB DISC
     47  *      X'36'                256MB DISC
     48  *      X'37'                FLOPPY DISC
     49  *      X'40'                800 BPI MAG TAPE
     50  *      X'41'                1600 BPI OR DUAL DENSITY MAG TAPE
     51  *
     52  * THE LOADER FUNCTIONS IN THE FOLLOWING MANNER:
     53  *
     54  *      1. OUTPUT A "MENU" OF STANDARD DEVICES FROM WHICH THE O.S.
     55  *      MAY BE LOADED.

```

56	*		LSU00550
57	*	2. IN RESPONSE TO USER'S INPUT, READ LOADER INFORMATION BLOCK	LSU00560
58	*	OF REQUESTED O.S. TO DETERMINE THE O.S. SIZE.	LSU00570
59	*		LSU00580
60	*	3. TEST THE MEMORY IN WHICH THE O.S. IS TO RESIDE.	LSU00590
61	*		LSU00600
62	*	4. RELOCATE THE LOADER ABOVE THE MEMORY TO BE OCCUPIED	LSU00610
63	*	BY THE O.S.	LSU00620
64	*		LSU00630
65	*	5. TEST THE MEMORY JUST VACATED BY THE LOADER.	LSU00640
66	*		LSU00650
67	*	6. LOAD AND EXECUTE THE O.S.	LSU00660
68	*		LSU00670
69	*	* THE MEMORY TEST FUNCTIONS IN THE FOLLOWING MANNER:	LSU00680
70	*		LSU00690
71	*	1. THE ADDRESS OF EACH LOCATION TO BE TESTED IS WRITTEN TO	LSU00700
72	*	THAT LOCATION. AFTER ALL ADDRESSES ARE WRITTEN, THEY ARE	LSU00710
73	*	READ BACK AND COMPARED TO THE ADDRESS POINTER.	LSU00720
74	*		LSU00730
75	*	2. TEST 1 IS RUN USING THE COMPLEMENT OF EACH ADDRESS AS	LSU00740
76	*	THE TEST DATA.	LSU00750
77	*		LSU00760
78	*	3. A SERIES OF BIT PATTERNS ARE THEN TESTED IN THE	LSU00770
79	*	FOLLOWING MANNER:	LSU00780
80	*		LSU00790
81	*	A. A PATTERN IS WRITTEN TO EACH LOCATION TO BE TESTED.	LSU00800
82	*	B. AFTER ALL LOCATIONS HAVE BEEN WRITTEN TO WITH ONE	LSU00810
83	*	PATTERN, THE DATA IS READ BACK AND COMPARED TO THE	LSU00820
84	*	PATTERN BEING TESTED.	LSU00830
85	*	C. A AND B ARE REPEATED UNTIL ALL PATTERNS HAVE BEEN USED.	LSU00840
86	*		LSU00850
87	*	IF A NON-COMPARE OCCURS DURING ANY OF THE TESTS, THE	LSU00860
88	*	ERROR MESSAGE "MEMTST ERR NNNNNN" IS OUTPUT, AND TESTING	LSU00870
89	*	IS TERMINATED. "NNNNNN" REPRESENTS THE ADDRESS AT WHICH	LSU00880
90	*	THE NON-COMPARE OCCURRED.	LSU00890
91	*		LSU00900
92	*	THE PATTERNS AND METHOD USED IN THIS TEST ASSURE THAT:	LSU00910
93	*		LSU00920
94	*	1. ALL LOCATIONS TESTED ARE INDEPENDENTLY ADDRESSABLE;	LSU00930
95	*		LSU00940
96	*	2. NO BITS WITHIN ANY FULLWORD ARE STUCK IN THE ON OR	LSU00950
97	*	OFF STATE;	LSU00960
98	*		LSU00970
99	*	3. NO BITS WITHIN ANY FULLWORD ARE SHORTED TOGETHER;	LSU00980
100	*		LSU00990
101	*	4. ACCESSING ANY FULLWORD WILL NOT CHANGE ANY OTHER FULLWORD	LSU01000
102	*	WITHIN THE TESTED RANGE.	LSU01010

GENERAL EQUATES

	104	*	ENTRY/EXTRN DECLARATIONS = NONE		LSU01030
	105	*			LSU01040
	106	*	COPY DIR		LSU01050
	107	*	COPY LIB		LSU01060
	108		NLIST		LSU01070
	111		LIST		LSU01100
0000 1000	112	LSUADDR	EQU X'1000'	INITIAL BASE ADDRESS OF LOADER.	LSU01110
0000 0078	113	BINDV	EQU X'78'	BINARY DEVICE ADDRESS.	LSU01120
0000 0060	114	OS.START	EQU X'60'	O.S. START ADDRESS.	LSU01130
0000 000D	115	CR	EQU X'0D'	CARRIAGE RETURN.	LSU01140
0000 000A	116	LF	EQU X'0A'	LINE FEED.	LSU01150
0000 0008	117	BSY	EQU 8		LSU01160
	118	*			LSU01170
	119	*	REGISTER EQUATES		LSU01180
	120	*			LSU01190
0000 0000	121	R0	EQU 0		LSU01200
0000 0001	122	R1	EQU 1		LSU01210
0000 0002	123	R2	EQU 2		LSU01220
0000 0003	124	R3	EQU 3		LSU01230
0000 0004	125	R4	EQU 4		LSU01240
0000 0005	126	R5	EQU 5		LSU01250
0000 0006	127	R6	EQU 6		LSU01260
0000 0007	128	R7	EQU 7		LSU01270
0000 0008	129	R8	EQU 8		LSU01280
0000 0009	130	R9	EQU 9		LSU01290
0000 000A	131	R10	EQU 10		LSU01300
0000 000B	132	R11	EQU 11		LSU01310
0000 000C	133	R12	EQU 12		LSU01320
0000 000D	134	R13	EQU 13		LSU01330
0000 000E	135	R14	EQU 14		LSU01340
0000 000F	136	R15	EQU 15		LSU01350
000000I	137	IFNZ	LSU		LSU01360

## LSU LOADER - PREAMBLE

000000I	0000	139	DCX	0	START PSW	LSU01380
000002I	1000	140	DC	Z(LSUADDR)	START ADDRESS	LSU01390
000004I	1000	141	DC	Z(LSUADDR)	LOAD ADDRESS	LSU01400
000006I	17F4	142	DC	Z(LSUADDR+LENGTH)	END ADDRESS	LSU01410
		143	ELSE			LSU01420
		188	ENDC			LSU01870

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

000008I	0000	0008I	190	LODRSTRT	EQU	*			LSU01890
000008I	C840	0010	191	LHI	R4,X'10'		GET DEVICE # AND		LSU01900
00000CI	DE40	87AB =0007BBI	192	OC	R4,COM2		SET-UP PASLA.		LSU01910
000010I	9B47		193	RDR	R4,R7		ISSUE DUMMY READ.		LSU01920
000012I	E610	8504 =00051AI	194	LA	R1,MSG		GET ADDRESS OF MESSAGE HANDLER.		LSU01930
000016I	2480		195	LIS	R8,0		INITIALIZE STRING REGISTER.		LSU01940
000018I	01F1		196	BALR	R15,R1		OUTPUT THE IDENTIFIER.		LSU01950
00001AI	06E4		197	DC	Z(ID-LODRSTRT)	:			LSU01960
00001CI	01F1		198	BALR	R15,R1		OUTPUT THE MENU.		LSU01970
00001EI	06FC		199	DC	Z(MENU-LODRSTRT)	:			LSU01980
			200	*			GET THE REPLY.		LSU01990
	0000	0020I	201	GETNAME	EQU	*			LSU02000
000020I	41E0	8530 =000554I	202	BAL	R14,GETC		LOOP UNTIL DELIMITER		LSU02010
*000024I	2212		203	BNM	GETNAME	:			LSU02020
000026I	E690	86E2 =00070CI	204	LA	R9,DEVTABLE		NO, GET BASE ADDR OF DEVICE TABLE.		LSU02030
00002AI	E6A0	871E =00074CI	205	LA	R10,DEVTBLND		GET END ADDRESS OF DEVICE TABLE.		LSU02040
	0000	002EI	206	CK.NAME	EQU	*			LSU02050
00002EI	5589	0000	207	CL	R8,0(R9)		MATCH?		LSU02060
*000032I	2336		208	BE	FOUND.NM		YES, THEN GO GET FILENAME.		LSU02070
000034I	2698		209	AIS	R9,8		NO, BUMP POINTER.		LSU02080
000036I	059A		210	CLR	R9,R10		AT END YET?		LSU02090
000038I	2035		211	BNES	CK.NAME		NO, TRY NEXT NAME.		LSU02100
00003AI	4300	FFCA =000008I	212	B	LODRSTRT		YES, INVALID NAME - START AGAIN.		LSU02110
			213	*					LSU02120
	0000	003EI	214	FOUND.NM	EQU	*			LSU02130
00003EI	08D9		215	LR	R13,R9		HOLD ADDRESS OF SELECTION.		LSU02140
000040I	E6A0	86C8 =00070CI	216	LA	R10,DEVTABLE		CALCULATE OFFSET.		LSU02150
000044I	0B9A		217	SR	R9,R10	:			LSU02160
000046I	2334		218	BZS	VECTOR		IF ZERO, NO FURTHER CALCULATION.		LSU02170
000048I	2480		219	LIS	R8,0		ELSE, CALCULATE INDEX		LSU02180
00004AI	2478		220	LIS	R7,8		INTO VECTOR TABLE.		LSU02190
00004CI	1D87		221	DR	R8,R7		(R9) = INDEX.		LSU02200
	0000	004EI	222	VECTOR	EQU	*			LSU02210
00004EI	4090	89F2 =000A44I	223	STH	R9,FBNTRY		SAVE AS INDEX INTO DEVICE TABLE.		LSU02220
000052I	E6A0	86EE =000744I	224	LA	R10,OTHER		WAS "OTHR" SELECTED?		LSU02230
000056I	05DA		225	CLR	R13,R10	:			LSU02240
000058I	4230	806A =0000C6I	226	BNE	SET.IO		NO, SET-UP TO READ O.S.		LSU02250
			227	*			YES, ASK FOR SPECIFICS.		LSU02260
00005CI	2490		228	LIS	R9,0		INITIALIZE INDEX INTO DEVICE TABLE.		LSU02270
00005EI	24D0		229	LIS	R13,0		INITIALIZE INDEX INTO ADDRESS TABLE.		LSU02280
	0000	0060I	230	NXT.ITEM	EQU	*			LSU02290
000060I	486D	867E =0006E2I	231	LH	R6,ADDRTABL(R13)		GET MESSAGE ADDRESS.		LSU02300
000064I	4060	8002 =00006AI	232	STH	R6,NAM.ITEM	:			LSU02310
000068I	01F1		233	BALR	R15,R1		ISSUE REQUEST.		LSU02320
00006AI	0062		234	NAM.ITEM	DC	Z(NAM.ITEM-LODRSTRT)	:		LSU02330
00006CI	2400		235	LIS	R0,0		INITIALIZE FOR HEX CHARACTERS.		LSU02340
	0000	006EI	236	GET.ITEM	EQU	*			LSU02350
00006EI	2480		237	LIS	R8,0		INITIALIZE STRING REGISTER.		LSU02360
000070I	41E0	84E0 =000554I	238	BAL	R14,GETC		GET A CHARACTER.		LSU02370
*000074I	2116		239	BM	CHK.ITEM		EXIT IF CARRIAGE RETURN DETECTED.		LSU02380
000076I	41E0	8530 =0005AAI	240	BAL	R14,X.CONV		ELSE, CONVERT TO HEX NIBBLE.		LSU02390
00007AI	1104		241	SLLS	R0,4		CONCATENATE WITH PREVIOUS RESULTS.		LSU02400
00007CI	0608		242	OR	R0,R8	:			LSU02410

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

*00007EI	2208	243	B	GET.ITEM	GET NEXT CHARACTER.	LSU02420
		244	*			LSU02430
	0000 0080I	245	CHK.ITEM	EQU *		LSU02440
000080I	C5D0 0008	246	CLHI	R13,8	WAS ITEM "DRV#"?	LSU02450
*000084I	2132	247	BNE	STR.ITEM	NO, THEN STORE AS IS.	LSU02460
000086I	1104	248	SLLS	R0,4	YES, THEN SHIFT BY 4.	LSU02470
	0000 0088I	249	STR.ITEM	EQU *		LSU02480
000088I	4009 864E =0006DAI	250	STH	R0,0THR(R9)	STORE ITEM IN DEVICE TABLE.	LSU02490
00008CI	26D2	251	AIS	R13,2	BUMP ADDRESS TABLE POINTER.	LSU02500
00008EI	C5D0 0004	252	CLHI	R13,4	WAS LAST ITEM "CODE"?	LSU02510
000092I	4230 8026 =0000BCI	253	BNE	BMP.ITEM	NO, GO STORE ITEM NOW.	LSU02520
000096I	2460	254	LIS	R6,0	YES, CHECK VALIDITY OF DEV CODE.	LSU02530
	0000 0098I	255	NXT.CODE	EQU *		LSU02540
*000098I	C560 0038	256	CLI	R6,0THR-DTABLE	AT END OF TABLE?	LSU02550
00009CI	4380 FF68 =000008I	257	BNL	LODRSTRT	YES, ERROR - RESTART.	LSU02560
0000A0I	4506 8600 =0006A4I	258	CLH	R0,DTABLE+2(R6)	VALID DEVICE CODE?	LSU02570
*0000A4I	2333	259	BE	END.CODE	YES, THEN EXIT.	LSU02580
0000A6I	2668	260	AIS	R6,8	NO, BUMP POINTER.	LSU02590
*0000A8I	2208	261	B	NXT.CODE	CHECK NEXT CODE.	LSU02600
		262	*			LSU02610
	0000 00AAI	263	END.CODE	EQU *		LSU02620
0000AAI	C500 0037	264	CLHI	R0,X'37'	WAS CODE FOR "NORMAL" DISC?	LSU02630
*0000AEI	2187	265	BL	BMP.ITEM	YES, NOW GET CONTROLLER.	LSU02640
0000B0I	26D2	266	AIS	R13,2	NO, DON'T ASK FOR "CTLR".	LSU02650
0000B2I	2692	267	AIS	R9,2	:	LSU02660
0000B4I	C500 0037	268	CLHI	R0,X'37'	WAS CODE FOR FLOPPY?	LSU02670
*0000B8I	2132	269	BNE	BMP.ITEM	NO, THEN ASK FOR "SLCH".	LSU02680
0000BAI	26D2	270	AIS	R13,2	YES, ASK FOR "DRV#".	LSU02690
*0000BCI		271	B	BMP.ITEM	:	LSU02700
		272	*			LSU02710
	0000 00BCI	273	BMP.ITEM	EQU *		LSU02720
0000BCI	2692	274	AIS	R9,2	BUMP INDEX.	LSU02730
0000BEI	C590 0008	275	CLHI	R9,8	ARE WE DONE YET?	LSU02740
0000C2I	4280 FF9A =000060I	276	BL	NXT.ITEM	NO, GET THE NEXT ITEM.	LSU02750
*0000C6I		277	B	SET.IO	YES, SET-UP TO READ O.S.	LSU02760

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

		279	* THE FOLLOWING CODE ACCESSES THE DISC DEFINITION TABLE	LSU02780
		280	* AND LOADS THE SELCH, CONTROLLER, AND DEVICE TYPE	LSU02790
		281	*	LSU02800
		282	SET.IO EQU *	LSU02810
		283	LH R15,TBNTY	LSU02820
		284	SLLS R15,3	LSU02830
0000C6I	48F0 897A =000A44I	285	LA R15,DTABLE(R15)	LSU02840
0000CAI	11F3	286	LHL R2,6(R15)	LSU02850
0000CCI	E6FF 85D2 =0006A2I	287	LHL R3,4(R15)	LSU02860
0000DOI	732F 0006	288	LHL R4,0(R15)	LSU02870
0000D4I	733F 0004	289	LHL R5,2(R15)	LSU02880
0000D8I	734F 0000	290	CLHI R5,X'38'	LSU02890
0000DCI	735F 0002	291	BL CK.DISC	LSU02900
0000EOI	C550 0038	292	MAGTAPE EQU *	LSU02910
0000E4I	4280 80EC =0001D4I	293	LCS R5,1	LSU02920
	0000 00E8I	294	LIS R14,0	LSU02930
0000E8I	2551	295	STH R14,SWITCH	LSU02940
0000EAI	24E0	296	LA R14,OS.SIZE	LSU02950
0000ECI	40E0 895C =000A4CI	297	OC R4,MTCLEAR	LSU02960
0000FOI	E6E0 81E0 =0002D4I	298	BTC 4,DU	LSU02970
0000F4I	DE40 86C5 =0007BDI	299	SSR R4,R15	LSU02980
0000F8I	4240 83C6 =0004C2I	300	BTC 1,DU	LSU02990
0000FCI	9D4F	301	OC R4,MTREWD	LSU03000
0000FEI	4210 83C0 =0004C2I	302	STM R0,RSAVE	LSU03010
000102I	DE40 86B9 =0007BFI	303	BALR R15,R1	LSU03020
000106I	D000 88FA =000A04I	304	DC Z(FMKS-LODRSTRT)	LSU03030
00010AI	01F1	305	LIS R0,0	LSU03040
00010CI	0779	306	GET.FMKS EQU *	LSU03050
00010EI	2400	307	BAL R14,GETC	LSU03060
	0000 0110I	308	BM END.FMKS	LSU03070
000110I	41E0 8440 =000554I	309	AIS R0,1	LSU03080
*000114I	2115	310	CLHI R0,3	LSU03090
000116I	2601	311	BNE GET.FMKS	LSU03100
000118I	C500 0003	312	END.FMKS EQU *	LSU03110
*00011CI	2036	313	BAL R14,ASC.HEX	LSU03120
	0000 011EI	314	L R4,RSAVE+16	LSU03130
00011EI	41E0 849C =0005BEI	315	SKIP.FM EQU *	LSU03140
000122I	5840 88EE =000A14I	316	SIS R7,1	LSU03150
	0000 0126I	317	BM FMKS.DON	LSU03160
000126I	2771	318	WAIT.FM EQU *	LSU03170
*000128I	2118	319	SSR R4,R15	LSU03180
	0000 012AI	320	NHI R15,X'10'	LSU03190
00012AI	9D4F	321	BZ WAIT.FM	LSU03200
00012CI	C4F0 0010	322	OC R4,MTSKIP	LSU03210
*000130I	2233	323	B SKIP.FM	LSU03220
000132I	DE40 8686 =0007BCI	324	FMKS.DON EQU *	LSU03230
*000136I	2208	325	LM R0,RSAVE	LSU03240
	0000 0138I	326	LA R7,LIBBUFF	LSU03250
000138I	D100 88C8 =000A04I	327	LA R8,LIBBUFFE	LSU03260
00013CI	E670 87C0 =000900I	328	B MAG.READ	LSU03270
000140I	E680 88BB =0009FFI			
*000144I				

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

		330	*	MAGNETIC TAPE OS-HANDLER		LSU03290
		331	*			LSU03300
		332	*	UPON FIRST ENTRY, WILL READ FIRST BLOCK FOR VOLUME		LSU03310
		333	*	DESCRIPTOR CHECK.		LSU03320
		334	*	REG 7 - START OF BUFFER ADDRESS		LSU03330
		335	*	REG 8 - END OF BUFFER ADDRESS		LSU03340
		336	*	SWITCH - CONTAINS 0 (ZERO)		LSU03350
		337	*			LSU03360
		338	*	SECOND ENTRY WILL READ ANY ADDITIONAL LIB'S TO LIBBUF		LSU03370
		339	*	TO BY-PASS THEM. THEN OS WILL BE STORED FROM LOC 0.		LSU03380
		340	*	SWITCH - CONTAINS 1		LSU03390
		341	*			LSU03400
		342	*	MAG.READ EQU *		LSU03410
		343		SSR R4,R15	WAIT FOR 'NO MOTION' ON TAPE.	LSU03420
		344		THI R15,X'10'	:	LSU03430
		345		BZ MAG.READ	:	LSU03440
		346		BAL R0,ADSELCH	ADDRESS THE SELCH.	LSU03450
		347		LH R0,SWITCH	CHECK PROGRAM SWITCH.	LSU03460
		348		SIS R0,1	:	LSU03470
		349		BM READ.MAG	IF SWITCH WAS 0 THEN READ FIRST LIB.	LSU03480
		350		BP MAGRD.OS	IF SWITCH WAS 2 THEN READ OS.	LSU03490
		351	*		ELSE SWITCH WAS 1, SKIP L.I.B.'S.	LSU03500
		352		LH R0,NUM.LIBS	GET # OF LIB'S TO SKIP.	LSU03510
		353		BZ AMAGTE	IF NONE, GO READ O.S.	LSU03520
		354		BAL R14,READ.MAG	ELSE, READ A LOADER INFO BLOCK.	LSU03530
		355		SIS R0,1	DECREMENT COUNT	LSU03540
		356		STH R0,NUM.LIBS	NO, SAVE COUNTER	LSU03550
		357		BZ AMAGTE	FINISHED?	LSU03560
		358		B MAG.READ	GO READ NEXT LIB	LSU03570
		359	*	AMAGTE EQU *		LSU03580
		360		LIS R0,2	SET SWITCH TO INDICATE	LSU03590
		361		STH R0,SWITCH	READ O.S.	LSU03600
		362		LI R7,0	GET BEGINNING OF MEMORY	LSU03610
		363		LI R8,255	THRU 256 BYTES	LSU03620
		364		B MAG.READ	GO READ FIRST OS BLOCK	LSU03630
		365	*			LSU03640
		366	*	MAGRD.OS EQU *		LSU03650
		367		BAL R14,READ.MAG	READ 1 SECTOR OF O.S.	LSU03660
		368		CL R8,OS.END	END OF LOAD?	LSU03670
		369		BE EXEC.OS	YES, EXECUTE THE O.S.	LSU03680
		370		BNL UNRE	NO, THEN ERROR.	LSU03690
		371		AI R7,256	INCREMENT START ADDRESS.	LSU03700
		372		AI R8,256	INCREMENT END ADDRESS.	LSU03710
		373		B MAG.READ	GO SET NEXT READ	LSU03720
		374	*			LSU03730
		375	*	READ.MAG EQU *		LSU03740
		376		OC R4,MTREAD	ISSUE READ CMD TO MAG TAPE.	LSU03750
		377		OC R2,SHGORD	ISSUE READ CMD TO SELCH.	LSU03760
		378		SSR R4,R15	IF NOT FALSE SYNC, CONFIG ERROR.	LSU03770
		379		CLHI R15,X'04'	:	LSU03780
		380		BNE CNFG	:	LSU03790
		381	*	WAIT.MAG EQU *		LSU03800
		382		SSR R2,R15	GET STATUS AND	LSU03810



## LSU LOADER / SEGMENT 2 (RELOCATABLE)

0001B4I	2081	383	BTBS	BSY, WAIT.MAG	LOOP UNTIL NOT BUSY.	LSU03820
0001B6I	DE20 8606 =0007COI	384	OC	R2, SHCLEAR	CLEAR THE SELCH.	LSU03830
0001BAI	9B23	385	RDR	R2, R3	GET 1ST BYTE OF FINAL ADDRESS.	LSU03840
0001BCI	9926	386	RHR	R2, R6	GET LAST 2 BYTES OF FINAL ADDRESS.	LSU03850
0001BEI	3433	387	EXHR	R3, R3	COMBINE BOTH SECTIONS TO	LSU03860
0001COI	0A63	388	AR	R6, R3	GET FINAL ADDRESS.	LSU03870
0001C2I	0568	389	CLR	R6, R8	FINAL ADDRESS = END ADDRESS?	LSU03880
0001C4I	033E	390	BER	R14	YES, RETURN TO CALLER.	LSU03890
0001C5I	9D4F	391	SSR	R4, R15	NO, GET STATUS OF TAPE.	LSU03900
0001C8I	C3F0 0040	392	THI	R15, X'40'	NO, END-OF-FILE?	LSU03910
0001CCI	4230 8190 =000360I	393	BNZ	EXEC.OS	YES, EXECUTE THE O.S.	LSU03920
0001DOI	4300 82F6 =0004CAI	394	B	UNRE	ELSE, UNRECOVERABLE ERROR.	LSU03930

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

	0000 01D4I	396	CK.DISCC	EQU	*		LSU03950
0001D4I	CB50 0034	397		SHI	R5,X'34'	CALCULATE INDEX TO SECTOR TABLE.	LSU03960
*0001D8I	2113	398		BM	CK.DISCC1	IF < 0 THEN 0.	LSU03970
0001DAI	1151	399		SLLS	R5,1	ELSE MULTIPLY BY 2.	LSU03980
*0001DCI	2302	400		B	VD.READ	GO READ VOLUME DESCRIPTOR.	LSU03990
		401	*				LSU04000
	0000 01DEI	402	CK.DISCC1	EQU	*		LSU04010
0001DEI	2450	403		LIS	R5,0	SET INDEX TO 0 (2.5 OR 5).	LSU04020
*0001EOI		404		B	VD.READ	GO READ VOLUME DESCRIPTOR.	LSU04030
		405	*				LSU04040
	0000 01EOI	406	VD.READ	EQU	*	READ VOLUME DESCRIPTOR.	LSU04050
0001EOI	E670 8618 =0007FCI	407		LA	R7,VDBUF	GET BUFFER START ADDRESS.	LSU04060
0001E4I	E680 8713 =0008FBI	408		LA	R8,VDBUFE	GET BUFFER END ADDRESS.	LSU04070
0001E8I	24C0	409		LIS	R12,0	SET LOGICAL SECTOR NO TO 0	LSU04080
0001EAI	41E0 8176 =000364I	410		BAL	R14,READ	READ VOLUME DESCRIPTOR.	LSU04090
0001EEI	D000 8812 =000A04I	411		STM	R0,RSAVE	SAVE ALL REGISTERS.	LSU04100
0001F2I	5860 8606 =0007FCI	412		L	R6,VD.VOL	GET VOLUME NAME,	LSU04110
0001F6I	5060 855E =000758I	413		STA	R6,VOLFIL+4	AND STORE IN MESSAGE.	LSU04120
0001FAI	01F1	414		BALR	R15,R1	OUTPUT "VOL=XXXX,FILE=".	LSU04130
0001FCI	074C	415		DC	Z(VOLFIL-LDDRSTRT)	:	LSU04140
0001FEI	F8E0 2020 2020	416		LI	R14,C'	SET FILE NAME TO BLANKS.	LSU04150
000204I	08FE	417		LR	R15,R14	:	LSU04160
000206I	D0E0 8852 =000A5CI	418		STM	R14,FILENAME	:	LSU04170
00020AI	50E0 8856 =000A64I	419		ST	R14,EXT	SET EXTENSION TO BLANKS.	LSU04180
00020EI	2480	420		LIS	R8,0	SET ACCOUNT # TO ZERO.	LSU04190
000210I	D280 8853 =000A67I	421		STB	R8,EXT+3	:	LSU04200
000214I	E650 8844 =000A5CI	422		LA	R5,FILENAME	GET DESTINATION ADDR FOR FILENAME.	LSU04210
	0000 0218I	423	GET.FLNM	EQU	*		LSU04220
000218I	41E0 8338 =000554I	424		BAL	R14,GETC	GET A CHARACTER.	LSU04230
00021CI	4210 804A =00026AI	425		BM	GET.FILE	EXIT IF CARRIAGE RETURN DETECTED.	LSU04240
000220I	C570 002E	426		CLHI	R7,C'.'	IS IT A PERIOD?	LSU04250
*000224I	2339	427		BE	GET.EXT	YES, GET EXTENSION.	LSU04260
000226I	C570 002F	428		CLHI	R7,C'/'	NO, IS IT A SLASH?	LSU04270
00022AI	4330 8022 =000250I	429		BE	GET.ACT	YES, GET ACCOUNT NUMBER.	LSU04280
00022EI	D275 0000	430		STB	R7,0(R5)	NO, SAVE BYTE OF FILENAME.	LSU04290
000232I	2651	431		AIS	R5,1	BUMP FILE NAME POINTER.	LSU04300
*000234I	220E	432		B	GET.FLNM	AND GET NEXT CHARACTER.	LSU04310
		433	*				LSU04320
	0000 0236I	434	GET.EXT	EQU	*		LSU04330
000236I	E650 882A =000A64I	435		LA	R5,EXT	GET DESTINATION ADDR FOR EXTENSION.	LSU04340
	0000 023AI	436	GET.EXT1	EQU	*		LSU04350
00023AI	41E0 8316 =000554I	437		BAL	R14,GETC	GET A CHARACTER.	LSU04360
00023EI	4210 8028 =00026AI	438		BM	GET.FILE	EXIT IF CARRIAGE RETURN DETECTED.	LSU04370
000242I	C570 002F	439		CLHI	R7,C'/'	IS IT A SLASH?	LSU04380
*000246I	2335	440		BE	GET.ACT	YES, THEN GET ACCOUNT.	LSU04390
000248I	D275 0000	441		STB	R7,0(R5)	NO, STORE BYTE OF EXTENSION.	LSU04400
00024CI	2651	442		AIS	R5,1	BUMP EXTENSION POINTER,	LSU04410
*00024EI	220A	443		B	GET.EXT1	AND GET NEXT CHARACTER.	LSU04420
		444	*				LSU04430
	0000 0250I	445	GET.ACT	EQU	*		LSU04440
000250I	2480	446		LIS	R8,0	INITIALIZE CHARACTER STRING.	LSU04450
000252I	2400	447		LIS	R0,0	INITIALIZE COUNT.	LSU04460
	0000 0254I	448	GET.ACT1	EQU	*		LSU04470

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

000254I	41E0 82FC =000554I	449	BAL	R14,GETC	GET ACCOUNT NUMBER.	LSU04480
*000258I	2115	450	BM	ACT.END	EXIT IF CARRIAGE RETURN DETECTED.	LSU04490
00025AI	2601	451	AI	RO,1	BUMP COUNT.	LSU04500
00025CI	C500 0003	452	CLHI	RO,3	3 CHARACTERS YET?	LSU04510
*000260I	2036	453	BNE	GET.ACT1	NO, GET NEXT ONE.	LSU04520
	0000 0262I	454	ACT.END	EQU *		LSU04530
000262I	41E0 8358 =0005BEI	455	BAL	R14,ASC.HEX	CONVERT ACCT # TO HEX.	LSU04540
000266I	D270 87FD =000A67I	456	STB	R7,EXT+3	STORE THE ACCOUNT NUMBER.	LSU04550
*00026AI		457	B	GET.FILE	GO SEE IF WE CAN FIND THE O.S.	LSU04560
		458	*			LSU04570
	0000 026AI	459	GET.FILE	EQU *	SEARCH DIRECTORY FOR PROPER O.S.	LSU04580
00026AI	D100 8796 =000A04I	460	LM	RO,RSAVE	RESTORE ALL REGISTERS.	LSU04590
00026EI	58C0 8592 =000804I	461	LDA	R12,VD.FDP	IS THERE A DIRECTORY?	LSU04600
000272I	4330 8046 =0002BCI	462	BZ	NO.OS	NO, THEN ERROR.	LSU04610
	0000 0276I	463	READ.DIR	EQU *		LSU04620
000276I	E670 8582 =0007FCI	464	LA	R7,VDBUF	GET START ADDR (R8) = END ADDR.	LSU04630
00027AI	41E0 80E6 =000364I	465	BAL	R14,READ	READ A DIRECTORY SECTOR.	LSU04640
00027EI	E660 857E =000800I	466	LA	R6,VDBUF+4	GET POINTER TO 1ST DIRECTORY ENTRY.	LSU04650
000282I	2405	467	LIS	RO,5	INITIALIZE LOOP COUNTER.	LSU04660
	0000 0284I	468	CK.ENTRY	EQU *		LSU04670
000284I	D376 0024	469	LB	R7,DIR.ATRB(R6)	GET ATTRIBUTE INFORMATION.	LSU04680
000288I	C370 0010	470	THI	R7,DIRA.ACM	IS THIS ENTRY ACTIVE.	LSU04690
*00028CI	233F	471	BZ	NEXT.DIR	NO, CHECK NEXT ONE.	LSU04700
00028EI	C370 00E0	472	THI	R7,X'E0'	YES, IS IT A CONTIGUOUS FILE?	LSU04710
*000292I	213C	473	BNZ	NEXT.DIR	NO, CHECK NEXT ENTRY.	LSU04720
000294I	D1D0 87C4 =000A5CI	474	LM	R13,FILENAME	YES, GET FILENAME.EXT/ACT.	LSU04730
000298I	55D6 0000	475	CL	R13,DIR.FNM(R6)	IS IT POSSIBLY THIS FILE?	LSU04740
*00029CI	2137	476	BNE	NEXT.DIR	NO, CHECK NEXT ENTRY.	LSU04750
00029EI	55E6 0004	477	CL	R14,DIR.FNM+4(R6)	YES, DOES THE 2ND HALF MATCH?	LSU04760
0002A2I	2134	478	BNES	NEXT.DIR	NO, CHECK NEXT ENTRY?	LSU04770
0002A4I	55F6 0008	479	CL	R15,DIR.EXT(R6)	YES, PROPER EXTENSION/ACCT?	LSU04780
*0002A8I	233C	480	BE	OS.FOUND	YES, THEN WE'VE FOUND THE O.S.	LSU04790
	0000 02AAI	481	NEXT.DIR	EQU *		LSU04800
0002AAI	CA60 0030	482	AHI	R6,48	NO, BUMP DIRECTORY POINTER.	LSU04810
0002AEI	2701	483	SIS	RO,1	DECREMENT THE ENTRY COUNTER.	LSU04820
0002B0I	4230 FFD0 =000284I	484	BNZ	CK.ENTRY	IF NOT DONE, CHECK NEXT ENTRY.	LSU04830
0002B4I	58C0 8544 =0007FCI	485	LDA	R12,VDBUF	WAS THIS THE LAST DIRECTORY ENTRY?	LSU04840
0002B8I	4230 FFBA =000276I	486	BNZ	READ.DIR	NO, GET THE NEXT ONE.	LSU04850
	0000 02BCI	487	NO.OS	EQU *	YES, THEN O.S. NOT FOUND.	LSU04860
0002BCI	4300 81FA =0004BAI	488	B	FILNTFND	INDICATE O.S. NOT FOUND.	LSU04870
		489	*			LSU04880
	0000 02C0I	490	OS.FOUND	EQU *	O.S. FOUND - DETERMINE IT'S SIZE.	LSU04890
0002C0I	58C6 000C	491	LDA	R12,DIR.FLBA(R6)	PICK UP FILE 1ST LBA	LSU04900
		492	*			LSU04910
		493	* READ IN FIRST LIB RECORD TO DETERMINE NUMBER TO SKIP			LSU04920
		494	*			LSU04930
0002C4I	5060 8634 =0008FCI	495	ST	R6,DIRSAVE	SAVE DIRECTORY POINTER	LSU04940
0002C8I	E670 8634 =000900I	496	LA	R7,LIBBUFF	POINT TO START OF BUFFER	LSU04950
0002CCI	E680 872F =0009FFI	497	LA	R8,LIBBUFFE	POINT TO END OF BUFFER	LSU04960
0002D0I	41E0 8090 =000364I	498	BAL	R14,READ	GET LIB RECORD	LSU04970
	0000 02D4I	499	OS.SIZE	EQU *		LSU04980
0002D4I	D3F0 8629 =000901I	500	LB	R15,LIBBUFF+LIB.NLIB	GET # OF L.I.B.'S	LSU04990
0002D8I	0855	501	LR	R5,R5	MAG TAPE O.S.?	LSU05000

LSU LOADER / SEGMENT 2 (RELOCATABLE)

*0002DAI	2317	502	BNM	DISC.OS	NO, THEN MUST BE DISC.	LSU05010
0002DCI	5880 862C =00090CI	503	L	R8,LIBBUFF+LIB.SEGS	GET SEGMENT SIZE.	LSU05020
0002EOI	2401	504	LIS	R0,1	SET SWITCH TO BYPASS LIB'S	LSU05030
0002E2I	4000 8766 =000A4CI	505	STH	R0,SWITCH	IF MORE THAN ONE.	LSU05040
*0002E6I	2309	506	B	CALC.SIZ	GO COMPUTE OS SIZE.	LSU05050
		507	*			LSU05060
	0000 02E8I	508	DISC.OS	EQU *		LSU05070
0002E8I	5860 8610 =0008FCI	509	L	R6,DIRSAVE	RESTORE DIRECTORY POINTER	LSU05080
0002ECI	58C6 030C	510	L	R12,DIR.FLBA(R6)	GET 1ST SECTOR # IN FILE.	LSU05090
0002FOI	5886 0010	511	L	R8,DIR.LLBA(R6)	GET LAST SECTOR # IN FILE.	LSU05100
0002F4I	0B8C	512	SR	R8,R12	GET SIZE OF O.S. IN SECTORS.	LSU05110
0002F6I	0ACF	513	AR	R12,R15	ADJUST FOR L.I.B RECORDS.	LSU05120
	0000 02F8I	514	CALC.SIZ	EQU *		LSU05130
0002F8I	27F1	515	SIS	R15,1	ALLOW FOR L.I.B. ALREADY READ.	LSU05140
0002FAI	40F0 8756 =000A54I	516	STH	R15,NUM.LIBS	SAVE REMAINING # OF L.I.B.'S.	LSU05150
0002FEI	0B8F	517	SR	R8,R15	ADJUST SIZE FOR L.I.B. RECORDS.	LSU05160
000300I	1188	518	SLLS	R8,8	SECTORS*256 = BYTES.	LSU05170
000302I	2781	519	SIS	R8,1	CALCULATE END ADDR FOR MAG READ.	LSU05180
000304I	5080 8748 =000A50I	520	ST	R8,OS.END	SAVE BYTE LENGTH OF O.S.	LSU05190
000308I	2681	521	AIS	R8,1	READJUST FOR MEMORY TEST.	LSU05200
		522	*			LSU05210
		523	*	TEST FROM TOP OF LOADER TO TOP OF OS		LSU05220
		524	*			LSU05230
00030AI	D000 86F6 =000A04I	525	STM	R0,RSAVE	SAVE REGISTERS	LSU05240
*00030EI	CA80 0A60	526	AI	R8,LODREND-LODRSTRT	ALLOW FOR LOADER RELOCATION	LSU05250
000312I	0828	527	LR	R2,R8	GET END ADDRESS.	LSU05260
000314I	E6D0 8750 =000A68I	528	LA	R13,LODREND	GET START ADDRESS.	LSU05270
000318I	50D0 873C =000A58I	529	ST	R13,ENDLODR	SAVE FOR USE AFTER RELOCATION.	LSU05280
00031CI	41E0 82E2 =000602I	530	BAL	R14,MEM.TEST	TEST MEMORY	LSU05290
		531	*			LSU05300
		532	*	RELOCATE LOADER ABOVE O.S.		LSU05310
		533	*			LSU05320
*000320I	CB80 0A60	534	SI	R8,LODREND-LODRSTRT	CORRECT UPPER LIMIT	LSU05330
000324I	E620 FCE0 =000008I	535	LA	R2,LODRSTRT	LOAD START ADDRESS	LSU05340
*000328I	C830 0A60	536	LI	R3,LODREND-LODRSTRT	GET LENGTH OF MOVE.	LSU05350
	0000 032CI	537	MOVE.LDR	EQU *		LSU05360
00032CI	5802 4300 0000	538	L	R0,0(R2,R3)	LOAD DATA	LSU05370
000332I	5008 4300 0000	539	ST	R0,0(R8,R3)	STORE DATA	LSU05380
000338I	2734	540	SIS	R3,4	DECREMENT LENGTH.	LSU05390
*00033AI	2217	541	BNM	MOVE.LDR	AND CONTINUE UNTIL COUNTED OUT.	LSU05400
00033CI	D100 86C4 =000A04I	542	LM	R0,RSAVE	RESTORE REGISTERS.	LSU05410
*000340I	CA80 033E	543	AAI	R8,GET.OS-LODRSTRT	GET ADDRESS OF RELOCATED LOADER.	LSU05420
000344I	0308	544	BR	R8	GO TO RELOCATED LOADER.	LSU05430

LSU LOADER / SEGMENT 2 (RELOCATABLE)

000346I	0000 0346I	546	GET.OS	EQU	*		LSU05450
	D000 86BA =000A04I	547		STM	R0,RSAVE	SAVE ALL REGISTERS.	LSU05460
00034AI		548		IFZ	TEST		LSU05470
00034AI	24D0	549		LIS	R13,0	GET START ADDRESS.	LSU05480
		550		ELSE			LSU05490
		552		ENDC			LSU05510
00034CI	5820 8708 =000A58I	553		L	R2,ENDLODR	GET END ADDRESS.	LSU05520
000350I	41E0 82AE =000602I	554		BAL	R14,MEM.TEST	TEST MEMORY THAT HELD LOADER.	LSU05530
000354I	D100 86AC =000A04I	560		LM	R0,RSAVE	RESTORE ALL REGISTERS.	LSU05590
000358I	2781	561		SIS	R8,1	GET END ADDRESS OF O.S.	LSU05600
00035AI	2470	562		LIS	R7,0	GET START ADDRESS OF O.S.	LSU05610
00035CI	41E0 8004 =000364I	563		BAL	R14,READ	GO READ THE O.S.	LSU05620
	0000 0360I	564	EXEC.OS	EQU	*		LSU05630
000360I	4300 0060	565		B	OS.START	EXECUTE THE O.S.	LSU05640

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

	0000	0364I	567	READ	EQU	*		LSU05660
000364I	0855		568		LR	R5,R5	MAG TAPE O.S.?	LSU05670
000366I	4210	FDDA =000144I	569		BM	MAG.READ	YES, THEN READ FROM MAG TAPE.	LSU05680
00036AI	C550	0006	570		CLHI	R5,X'37'-X'34'*2	NO, IS IT A FLOPPY DISC?	LSU05690
00036EI	4330	8118 =00048AI	571		BE	FLP.READ	YES, GO TO FLOPPY READ ROUTINE.	LSU05700
000372I	08AC		572		LR	R10,R12	NO, SET-UP CYLINDER:TRACK:SECTOR.	LSU05710
? 000374I	4DA5	8450 =0007C8I	573		DH	R10,SECCYL(R5)		LSU05720
000378I	089B		574		LR	R9,R11	(R9) = CYLINDER.	LSU05730
? 00037AI	4DA5	8450 =0007CEI	575		DH	R10,SECTRK(R5)	(R10) = SECTOR.	LSU05740
			576	*			(R11) = TRACK.	LSU05750
00037EI	0855		577		LR	R5,R5	IS IT 67 MB OR LARGER?	LSU05760
000380I	4220	8038 =0003BCI	578		BP	RDSK2		LSU05770
			579	*				LSU05780
			580	*				LSU05790
			581	*				LSU05800
			582		OC	R3,CTRESET	RESET CONTROLLER	LSU05810
000384I	DE30	8438 =0007COI	583		BTC	4,DU	IF FALSE SYNC - NO CONTROLLER.	LSU05820
000388I	4240	8136 =0004C2I	584	WAIT10	EQU	*		LSU05830
	0000	038CI	585		SSR	R3,R15	GET CONTROLLER STATUS	LSU05840
00038CI	9D3F		586		BFBS	2,WAIT10	AND WAIT FOR IDLE.	LSU05850
00038EI	2221		587	WAIT15	EQU	*		LSU05860
	0000	0390I	588		SSR	R4,R15	GET STATUS OF DEVICE.	LSU05870
000390I	9D4F		589		BTC	1,DU	IF UNAVAILABLE, THEN ERROR.	LSU05880
000392I	4210	812C =0004C2I	590		THI	R15,X'10'		LSU05890
000396I	C3F0	0010	591		BNZ	WAIT15		LSU05900
*00039AI	2035		592		SLLS	R11,5		LSU05910
00039CI	11B5		593		OR	R10,R11		LSU05920
00039EI	06AB		594	RDKLOOP1	EQU	*		LSU05930
	0000	03A0I	595		WHR	R4,R9	SEND CYLINDER # TO DISC.	LSU05940
0003A0I	9849		596		BTC	4,DU	IF FALSE SYNC - NO DEVICE.	LSU05950
0003A2I	4240	811C =0004C2I	597		OC	R4,D1SEEK	ELSE, ISSUE A SEEK.	LSU05960
0003A6I	DE40	8419 =0007C3I	598	WAIT11	EQU	*		LSU05970
	0000	03AAI	599		SSR	R3,R15	GET CONTROLLER STATUS	LSU05980
0003AAI	9D3F		600		BFBS	2,WAIT11	AND WAIT FOR IDLE.	LSU05990
0003ACI	2221		601	WAIT12	EQU	*		LSU06000
	0000	03AEI	602		SSR	R4,R15	GET DEVICE STATUS.	LSU06010
0003AEI	9D4F		603		BTC	7,UNRE	IF "SEEK INCOMPLETE" - ERROR.	LSU06020
0003B0I	4270	8116 =0004CAI	604		BTBS	BSY,WAIT12	ELSE, WAIT FOR DISC READY.	LSU06030
0003B4I	2083		605		BAL	R6,DKCOMMON	GO TO DISC READ ROUTINE.	LSU06040
0003B6I	4160	805E =000418I	606		B	RDKLOOP1	READ NEXT CYLINDER.	LSU06050
*0003BAI	220D		607	*				LSU06060
			608	RDSK2	EQU	*	SET-UP READ FOR 67MB OR 256MB DISC.	LSU06070
0003BCI	0000	03BCI	609		SSR	R4,R15	GET STATUS OF DEVICE.	LSU06080
	9D4F		610		THI	R15,X'19'	SAFE? READY? ON-LINE?	LSU06090
0003BEI	C3F0	0019	611		BNZ	UNRE	NO, ERROR.	LSU06100
0003C2I	4230	8104 =0004CAI	612		CLHI	R15,X'04'	IS DEVICE AVAILABLE?	LSU06110
0003C6I	C5F0	0004	613		BE	DU	NO, ERROR.	LSU06120
0003CAI	4330	80F4 =0004C2I	614	RDKLOOP2	EQU	*		LSU06130
	0000	03CEI	615		OC	R4,D2RATTN	RESET ATTENTION FLIP FLOP	LSU06140
0003CEI	DE40	83F2 =0007C4I	616	WAIT21	EQU	*		LSU06150
	0000	03D2I	617		SSR	R3,R15	GET CONTROLLER STATUS.	LSU06160
0003D2I	9D3F		618		CLHI	R15,X'04'	FALSE SYNC?	LSU06170
0003D4I	C5F0	0004	619		BE	DU	YES, THEN ERROR.	LSU06180
0003D8I	4330	80E6 =0004C2I						

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

0003DCI	2225	620	BFBS	2, WAIT21	NO, WAIT FOR CONTROLLER IDLE.	LSU06190
0003DEI	9849	621	WHR	R4, R9	SEND CYLINDER # TO DEVICE.	LSU06200
0003EOI	DE40 83E2 =0007C6I	622	OC	R4, D2SETCYL	SET CYLINDER.	LSU06210
	0000 03E4I	623	EQU	*		LSU06220
0003E4I	9D3F	624	SSR	R3, R15	GET CONTROLLER STATUS	LSU06230
0003E6I	2221	625	BFBS	2, WAIT22	AND WAIT FOR IDLE.	LSU06240
0003E8I	DE40 83D9 =0007C5I	626	OC	R4, D2RHEAD	CLEAR HEAD REGISTER.	LSU06250
	0000 03ECI	627	EQU	*		LSU06260
0003ECI	9D3F	628	SSR	R3, R15	GET CONTROLLER STATUS	LSU06270
0003EEI	2221	629	BFBS	2, WAIT23	AND WAIT FOR IDLE.	LSU06280
0003FOI	984B	630	WHR	R4, R11	SEND HEAD # TO DEVICE.	LSU06290
0003F2I	DE40 83D1 =0007C7I	631	OC	R4, D2SETHED	SET HEAD.	LSU06300
	0000 03F6I	632	EQU	*		LSU06310
0003F6I	9D3F	633	SSR	R3, R15	GET CONTROLLER STATUS	LSU06320
0003F8I	2221	634	BFBS	2, WAIT24	AND WAIT FOR IDLE.	LSU06330
0003FAI	DE40 83C5 =0007C3I	635	OC	R4, D2SEEK	ISSUE A SEEK.	LSU06340
	0000 03FEI	636	EQU	*		LSU06350
0003FEI	9D3F	637	SSR	R3, R15	GET CONTROLLER STATUS	LSU06360
000400I	2221	638	BFBS	2, WAIT25	AND WAIT FOR IDLE.	LSU06370
	0000 0402I	639	EQU	*		LSU06380
000402I	9D4F	640	SSR	R4, R15	GET DEVICE STATUS	LSU06390
000404I	2081	641	BTBS	BSY, WAIT26	AND WAIT FOR NOT BUSY.	LSU06400
000406I	C3F0 0053	642	THI	R15, X'53'	UNSAFE? SEEK INC? NOT READY?	LSU06410
00040AI	4230 80BC =0004CAI	643	BNZ	UNRE	IF ANY, THEN ERROR.	LSU06420
00040EI	08DB	644	LR	R13, R11	ELSE, GET TRACK #,	LSU06430
000410I	11DA	645	SLLS	R13, 10	AND COMBINE WITH CYLINDER.	LSU06440
000412I	06D9	646	OR	R13, R9	:	LSU06450
000414I	E660 FFB6 =0003CEI	647	LA	R6, RDKLOOP2	GET RETURN ADDRESS,	LSU06460
*000418I		648	B	DKCOMMON	AND READ FROM THE DISC.	LSU06470
		649	*			LSU06480
	0000 0418I	650	DKCOMMON	EQU *	COMMON DISC READ ROUTINE.	LSU06490
000418I	4100 8050 =00046CI	651	BAL	R0, ADSELCH	ADDRESS THE SELCH.	LSU06500
00041CI	0855	652	LR	R5, R5	IS DISC 67MB OR LARGER?	LSU06510
00041EI	2124	653	BPS	COMN1	YES.	LSU06520
000420I	9849	654	WHR	R4, R9	NO, SEND THE CYLINDER #.	LSU06530
000422I	9A3A	655	WDR	R3, R10	: SEND THE SECTOR #.	LSU06540
*000424I	2303	656	B	COMN2		LSU06550
		657	*			LSU06560
	0000 0426I	658	COMN1	EQU *		LSU06570
000426I	9A3A	659	WDR	R3, R10		LSU06580
000428I	983D	660	WHR	R3, R13		LSU06590
	0000 042AI	661	COMN2	EQU *		LSU06600
00042AI	DE30 8394 =0007C2I	662	OC	R3, CTREAD	READ -> CTRL	LSU06610
00042EI	DE20 838F =0007C1I	663	OC	R2, SHGORD	GO & READ -> SELCH	LSU06620
000432I	9D3F	664	SSR	R3, R15	IF NOT FALSE SYNC ON CONTROLLER,	LSU06630
000434I	C5F0 0004	665	CLHI	R15, X'04'	THEN CONFIG ERROR.	LSU06640
000438I	4230 8096 =0004D2I	666	BNE	CNFG	:	LSU06650
	0000 043CI	667	EQU	*		LSU06660
00043CI	9D2F	668	SSR	R2, R15	WAIT FOR SELCH NOT BUSY.	LSU06670
00043EI	2081	669	BTBS	BSY, WAIT31	:	LSU06680
000440I	DE20 837C =0007C0I	670	OC	R2, SHCLEAR	CLEAR THE SELCH.	LSU06690
000444I	9B20	671	RDR	R2, R0	READ 1ST BYTE OF END ADR (0:23<-0)	LSU06700
000446I	992D	672	RHR	R2, R13	READ THE REST OF END ADR (0:16<-0)	LSU06710

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

000448I	340C	673	EXHR	R0,R0	SHIFT 1ST BYTE LEFT BY 1 HALFWORD.	LSU06720
00044AI	060D	674	OR	R0,R13	GET FULL ENDING ADDRESS.	LSU06730
	0000 044CI	675	EQU	*		LSU06740
00044CI	9D3F	676	SSR	R3,R15	GET CONTROLLER STATUS	LSU06750
00044EI	2221	677	BFBS	2,WAIT32	AND WAIT FOR IDLE.	LSU06760
000450I	4210 8076 =0004CAI	678	BTC	1,UNRE	IF DATA TRANSFER ERROR - ERROR.	LSU06770
000454I	C3F0 0010	679	THI	R15,X'10'	CYLINDER OVERFLOW?	LSU06780
000458I	033E	680	BZR	R14	NO, RETURN	LSU06790
00045AI	0B07	681	SR	R0,R7	YES, GET LENGTH OF DATA BLOCK READ.	LSU06800
00045CI	2604	682	AIS	R0,4	:	LSU06810
00045EI	C400 FF00	683	NHI	R0,X'FF00'	ADJUST TO 256-BYTE BOUNDARY.	LSU06820
000462I	0A70	684	AR	R7,R0	GET NEW START ADDRESS.	LSU06830
000464I	2691	685	AIS	R9,1	INCREMENT CYLINDER NUMBER.	LSU06840
000466I	24A0	686	LIS	R10,0	INITIALIZE SECTOR.	LSU06850
000468I	24BC	687	LIS	R11,0	INITIALIZE TRACK.	LSU06860
00046AI	0306	688	BR	R6	SET-UP TO READ AGAIN.	LSU06870



## LSU LOADER / SEGMENT 2 (RELOCATABLE)

00046CI	0000 046CI	690	ADSELCH	EQU	*	ADDRESS SELCH SUBROUTINE.	LSU06890
000470I	DE20 8350 =0007C0I	691		OC	R2,SHCLEAR	CLEAR THE SELCH.	LSU06900
	4240 804E =0004C2I	692		BTC	4,DU	IF FALSE SYNC, SELCH NOT THERE.	LSU06910
	0000 0474I	693	SLC.WAIT	EQU	*		LSU06920
000474I	9D2F	694		SSR	R2,R15	GET SELCH STATUS AND	LSU06930
000476I	2081	695		BTBS	BSY,SLC.WAIT	LOOP UNTIL NOT BUSY.	LSU06940
000478I	3477	696		EXHR	R7,R7	SEND START ADDRESS TO SELCH.	LSU06950
00047AI	9A27	697		WDR	R2,R7	:	LSU06960
00047CI	3477	698		EXHR	R7,R7	:	LSU06970
00047EI	9827	699		WHR	R2,R7	:	LSU06980
000480I	3488	700		EXHR	R8,R8	SEND END ADDRESS TO SELCH.	LSU06990
000482I	9A28	701		WDR	R2,R8	:	LSU07000
000484I	3488	702		EXHR	R8,R8	:	LSU07010
000486I	9828	703		WHR	R2,R8	:	LSU07020
000488I	0300	704		BR	RO	RETURN TO CALLER.	LSU07030

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

00048AI	0000 048AI	706	FLP.READ	EQU	*	FLOPPY READ ROUTINE.	LSU07050
00048AI	9D4F	707		SSR	R4,R15	IF FLOPPY NOT IDLE	LSU07060
00048CI	4320 8032 =0004C2I	708		BFC	2,DU	THEN ERROR.	LSU07070
00049OI	CACC 0001	709		AHI	R12,1(R12)	CALCULATE RECORD NUMBER,	LSU07080
000494I	984C	710		WHR	R4,R12	AND SEND IT TO THE FLOPPY.	LSU07090
000496I	4240 8028 =0004C2I	711		BTC	4,DJ	IF FALSE SYNC - NO DEVICE.	LSU07100
00049AI	C8F2 0001	712		LHI	R15,1(R2)	GET THE READ COMMAND,	LSU07110
00049EI	9E4F	713		OCR	R4,R15	AND SEND IT TO THE FLOPPY.	LSU07120
0004A0I	0B78	714		SR	R7,R8	GET BUFFER INDEX.	LSU07130
	0000 04A2I	715	FLP.DATA	EQU	*		LSU07140
0004A2I	9D4F	716		SSR	R4,R15	GET STATUS.	LSU07150
*0004A4I	2081	717		BTC	BSY,FLP.DATA	LOOP UNTIL NOT BUSY.	LSU07160
0004A6I	DB48 4700 0000	718		RD	R4,0(R8,R7)	READ A BYTE.	LSU07170
0004ACI	2671	719		AIS	R7,1	BUMP BUFFER INDEX,	LSU07180
*0004AEI	2226	720		BNP	FLP.DATA	AND READ UNTIL COUNTED OUT.	LSU07190
0004BOI	24F7	721		LIS	R15,7	ISSUE STOP COMMAND.	LSU07200
0004B2I	9E4F	722		OCR	R4,R15	:	LSU07210
	0000 04B4I	723	FLP.WAIT	EQU	*		LSU07220
0004B4I	9D4F	724		SSR	R4,R15	GET THE STATUS AND	LSU07230
0004B6I	2221	725		BFBS	2,FLP.WAIT	WAIT UNTIL IDLE.	LSU07240
0004B8I	030E	726		BR	R14		LSU07250

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

		728	* ERROR ROUTINES		LSU07270
		729	*		LSU07280
		730	* FILE NOT FOUND		LSU07290
		731	*		LSU07300
		732	FILNTPND EQU *		LSU07310
0004BAI	0000 04BAI	733	BALR R15,R1	OUTPUT "FILE NOT FOUND".	LSU07320
0004BCI	01F1	734	DC Z(MSG3-LODRSTRT)	:	LSU07330
0004BEI	4300 804C =00050EI	735	B ERROR	COMMON ERROR ROUTINE	LSU07340
		736	*		LSU07350
		737	DU EQU *		LSU07360
0004C2I	0000 04C2I	738	LI R7,C'DU '	SET-UP ERROR MESSAGE.	LSU07370
*0004C8I	F870 4455 2020	739	B IOERROR	:	LSU07380
	2309	740	*		LSU07390
		741	UNRE EQU *		LSU07400
0004CAI	0000 04CAI	742	LI R7,C'UNRE'	UNRECOVERABLE ERROR.	LSU07410
*0004D0I	F870 554E 5245	743	B IOERROR	:	LSU07420
	2305	744	*		LSU07430
		745	CNFG EQU *		LSU07440
0004D2I	0000 04D2I	746	LI R7,C'CNFG'	CONFIGURATION ERROR.	LSU07450
*0004D8I	F870 434E 4647	747	B IOERROR	:	LSU07460
	2301	748	*		LSU07470
		749	IOERROR EQU *	I/O ERROR MESSAGE.	LSU07480
0004DAI	0000 04DAI	750	ST R7,IO.TYPE	COMPLETE THE MESSAGE.	LSU07490
0004DEI	5070 82B6 =000794I	751	BALR R15,R1	OUTPUT "I/O ERROR...."	LSU07500
0004EOI	01F1	752	DC Z(MSG1-LODRSTRT)	:	LSU07510
0004E2I	0784	753	B ERROR	GO TO COMMON ERROR ROUTINE	LSU07520
	4300 8028 =00050EI	754	*		LSU07530
		755	MEM.ERR EQU *	MEMORY TEST FAILED.	LSU07540
0004E6I	0000 04E6I	756	LR R15,R13	GET LEAST SIGNIFICANT BYTE.	LSU07550
*0004E8I	08FD	757	SRL R13,8	SHIFT IT OFF.	LSU07560
0004EAI	10D8	758	BAL R14,HEX.ASC	CONVERT IT TO ASCII.	LSU07570
0004EEI	41E0 8096 =000584I	759	STH R15,MFAD+4	SAVE FOR ERROR MESSAGE.	LSU07580
0004F2I	40F0 82C6 =0007B8I	760	LR R15,R13	GET MIDDLE BYTE OF ADDRESS.	LSU07590
*0004F4I	08FD	761	SRL R13,8	SHIFT IT OFF.	LSU07600
0004F6I	10D8	762	BAL R14,HEX.ASC	CONVERT IT TO ASCII.	LSU07610
0004FAI	41E0 808A =000584I	763	STH R15,MFAD+2	SAVE IT FOR ERROR MESSAGE.	LSU07620
0004FEI	40F0 82B8 =0007B6I	764	LR R15,R13	GET MOST SIGNIFICANT BYTE OF ADDR.	LSU07630
000500I	08FD	765	BAL R14,HEX.ASC	CONVERT IT TO ASCII.	LSU07640
000504I	41E0 8080 =000584I	766	STH R15,MFAD	STORE IT FOR ERROR MESSAGE.	LSU07650
000508I	40F0 82AC =0007B4I	767	BALR R15,R1	OUTPUT "MEMCHK ERR NNNNNN".	LSU07660
00050AI	01F1	768	DC Z(MSG6-LODRSTRT)	:	LSU07670
*00050CI	07A1	769	B ERROR	GO TO COMMON	LSU07680
	2301	770	*		LSU07690
		771	* COMMON ERROR ROUTINE		LSU07700
		772	*		LSU07710
		773	ERROR EQU *		LSU07720
00050EI	0000 050EI	774	LA RO,LODRSTRT	GET BASE ADDRESS OF LOADER.	LSU07730
*000512I	E600 FAF6 =000008I	775	CLI RO,LSUADDR	HAS IT BEEN MOVED YET?	LSU07740
000516I	C500 1000	776	BER RO	NO, RESTART.	LSU07750
000518I	0330	777	IFZ TEST		LSU07760
000518I	8800	778	HALT	YES, THEN JUST HALT.	LSU07770
		779	ENDC		LSU07780

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

	0000 051AI	781	MSG	EQU	*	OUTPUT MESSAGE TO CONSOLE.	LSU07800
00051AI	486F 0000	782		LH	R6,0(R15)	GET MESSAGE ADDRESS.	LSU07810
00051EI	26F2	783		AIS	R15,2	GET RETURN ADDRESS.	LSU07820
000520I	247D	784		LIS	R7,CR	OUTPUT CARRIAGE RETURN.	LSU07830
000522I	41E0 8018 =00053EI	785		BAL	R14,PUTC	:	LSU07840
000526I	247A	786		LIS	R7,LF	OUTPUT LINE FEED.	LSU07850
000528I	41E0 8012 =00053EI	787		BAL	R14,PUTC	:	LSU07860
	0000 052CI	788	MSG.PUT	EQU	*		LSU07870
00052CI	D376 FAD8 =000008I	789		LB	R7,LODRSTRT(R6)	GET A CHARACTER,	LSU07880
000530I	41E0 800A =00053EI	790		BAL	R14,PUTC	AND OUTPUT IT.	LSU07890
000534I	2661	791		AIS	R6,1	BUMP THE MESSAGE POINTER.	LSU07900
000536I	C570 00FF	792		CLHI	R7,X'FF'	WAS LAST CHARACTER A TERMINATOR?	LSU07910
*00053AI	2037	793		BNE	MSG.PUT	NO, OUTPUT NEXT CHARACTER.	LSU07920
00053CI	030F	794		BR	R15	YES, RETURN TO CALLER.	LSU07930
		795	*				LSU07940
	0000 053EI	796	PUTC	EQU	*	OUTPUT 1 CHARACTER TO CONSOLE.	LSU07950
00053EI	C840 0011	797		LHI	R4,X'11'	GET CONSOLE OUTPUT ADDRESS.	LSU07960
000542I	C800 00AB	798		LHI	R0,X'AB'	START THE CONSOLE.	LSU07970
000546I	9E40	799		OCR	R4,R0	:	LSU07980
	0000 0548I	800	PUTC.L1	EQU	*		LSU07990
000548I	9D40	801		SSR	R4,R0	LOOP TILL CONSOLE NOT BUSY.	LSU08000
00054AI	2081	802		BTBS	BSY,PUTC.L1	:	LSU08010
00054CI	9A47	803		WDR	R4,R7	OUTPUT THE DATA.	LSU08020
	0000 054EI	804	PUTC.L2	EQU	*		LSU08030
00054EI	9D40	805		SSR	R4,R0	LOOP TILL CONSOLE NOT BUSY.	LSU08040
000550I	2081	806		BTBS	BSY,PUTC.L2	:	LSU08050
000552I	030E	807		BR	R14	RETURN TO CALLER.	LSU08060
		808	*				LSU08070
	0000 0554I	809	GETC	EQU	*	READ 1 CHARACTER FROM CONSOLE.	LSU08080
000554I	C8F0 00B9	810		LHI	R15,X'B9'	GET CONSOLE COMMAND.	LSU08090
000558I	C840 0010	811		LHI	R4,X'10'	GET ADDRESS OF CONSOLE INPUT.	LSU08100
00055CI	9E4F	812		OCR	R4,R15	OUTPUT COMMAND TO CONSOLE.	LSU08110
	0000 055EI	813	GETC.BSY	EQU	*		LSU08120
00055EI	9D4F	814		SSR	R4,R15	LOOP UNTIL NOT BUSY.	LSU08130
000560I	2081	815		BTBS	BSY,GETC.BSY	:	LSU08140
000562I	9B47	816		BDR	R4,R7	READ A BYTE.	LSU08150
000564I	9D4F	817		SSR	R4,R15	CHECK FOR FRAMING ERROR.	LSU08160
000566I	C3F0 0020	818		THI	R15,X'20'	IF TRUE, THEN EITHER BREAK OR	LSU08170
00056AI	4230 FA9A =000008I	819		BNZ	LODRSTRT	BAD CHARACTER - RESTART.	LSU08180
00056EI	C470 007F	820		NHI	R7,X'7F'	ASSURE 7 BITS.	LSU08190
000572I	C570 000D	821		CLHI	R7,CR	IS IT A CARRIAGE RETURN?	LSU08200
*000576I	2133	822		BNE	GETC.OK	NO, PUT IT IN REGISTER.	LSU08210
000578I	25F1	823		LCS	R15,1	YES, SET RETURN TO MINUS.	LSU08220
00057AI	030E	824		BR	R14	RETURN TO CALLER.	LSU08230
		825	*				LSU08240
	0000 057CI	826	GETC.OK	EQU	*		LSU08250
00057CI	1188	827		SLLS	R8,8	PACK CHARACTER INTO REGISTER.	LSU08260
00057EI	0687	828		OR	R8,R7	:	LSU08270
000580I	24F0	829		LIS	R15,0	SET RETURN TO NON-MINUS.	LSU08280
000582I	030E	830		BR	R14	RETURN TO CALLER.	LSU08290

LSU LOADER / SEGMENT 2 (RELOCATABLE)

		832	* CONVERSION ROUTINES.			LSU08310
		833	*			LSU08320
	0000 0584I	834	HEX.ASC EQU *		CONVERT HEX TO ASCII/HEX.	LSU08330
000584I	087F	835	LR R7,R15		SAVE ORIGINAL DIGITS.	LSU08340
000586I	10F4	836	SRLS R15,4		GET LEFTMOST DIGIT AND	LSU08350
000588I	41A0 800C =000598I	837	BAL R10,HEX01		CONVERT IT TO ASCII.	LSU08360
00058CI	940F	838	EXBR R0,R15		SHIFT AND SAVE LEFTMOST CHARACTER.	LSU08370
00058EI	08F7	839	LR R15,R7		GET RIGHTMOST DIGIT AND	LSU08380
000590I	41A0 8004 =000598I	840	BAL R10,HEX01		CONVERT IT TO ASCII.	LSU08390
000594I	06F0	841	OR R15,R0		GET BOTH ASCII CHARACTERS.	LSU08400
000596I	030E	842	BR R14		RETURN TO CALLER.	LSU08410
		843	*			LSU08420
	0000 0598I	844	HEX01 EQU *			LSU08430
000598I	C4F0 000F	845	NHI R15,X'F'			LSU08440
00059CI	C6F0 0030	846	OHI R15,X'30'		SET DIGIT ZONE	LSU08450
0005A0I	C9F0 003A	847	CHI R15,X'3A'			LSU08460
0005A4I	028A	848	BLR R10		RETURN TO CALLER IF NUMERIC.	LSU08470
0005A6I	26F7	849	AIS R15,7		ELSE, SET ALPHA ZONE,	LSU08480
0005A8I	030A	850	BR R10		AND RETURN TO CALLER.	LSU08490
		851	*			LSU08500
	0000 05AAI	852	X.CONV EQU *		CONVERT ASCII/HEX TO HEX.	LSU08510
0005AAI	CB80 0040	853	SHI R8,X'40'		STRIP OFF ALPHA ZONES.	LSU08520
0005AEI	2122	854	BPS X.CONV1		POSSIBLY IN RANGE A - F?	LSU08530
0005B0I	2687	855	AIS R8,7		NO, THEN ASSUME 0 - 9.	LSU08540
	0000 05B2I	856	X.CONV1 EQU *			LSU08550
0005B2I	2689	857	AIS R8,9		NORMALIZE FOR HEX DIGIT.	LSU08560
0005B4I	C580 0010	858	CLHI R8,X'10'		DOES RESULT EXCEED 15 (X'F')?	LSU08570
0005B8I	028E	859	BLR R14		NO, RETURN TO CALLER.	LSU08580
0005BAI	4300 FA4A =000008I	860	B LODRSTRT		YES, ERROR - RESTART.	LSU08590
		861	*			LSU08600
	0000 05BEI	862	ASC.HEX EQU *		CONVERT ASCII/DECIMAL TO HEX.	LSU08610
0005BEI	245A	863	LIS R5,10		INITIALIZE MULTIPLIER.	LSU08620
0005C0I	C890 0030	864	LHI R9,X'30'		MASK FOR ASCII CODED DECIMAL.	LSU08630
0005C4I	C8A0 00FF	865	LHI R10,X'FF'		MASK TO ISOLATE RIGHT BYTE.	LSU08640
0005C8I	2701	866	SIS R0,1		DECREMENT COUNT.	LSU08650
*0005CAI	2313	867	BNM ASC.UNIT		IF NOT MINUS, CONVERT UNITS.	LSU08660
0005CCI	2470	868	LIS R7,0		ELSE SET VALUE TO ZERO,	LSU08670
0005CEI	030E	869	BR R14		AND RETURN TO CALLER.	LSU08680
		870	*			LSU08690
	0000 05D0I	871	ASC.UNIT EQU *			LSU08700
0005D0I	0878	872	LR R7,R8		GET UNITS POSITION.	LSU08710
0005D2I	047A	873	NR R7,R10		:	LSU08720
0005D4I	0B79	874	SR R7,R9		:	LSU08730
0005D6I	2701	875	SIS R0,1		DECREMENT COUNT.	LSU08740
0005D8I	4210 801C =0005F8I	876	BM END.CONV		IF MINUS, UNITS ONLY.	LSU08750
0005DCI	9468	877	EXBR R6,R8		GET TENS POSITION.	LSU08760
0005DEI	046A	878	NR R6,R10		:	LSU08770
0005EOI	0B69	879	SR R6,R9		:	LSU08780
? 0005E2I	0C65	880	MHR R6,R5		MULTIPLY IT BY 10.	LSU08790
0005E4I	0A76	881	AR R7,R6		ADD TO RESULT.	LSU08800
0005E6I	2701	882	SIS R0,1		DECREMENT COUNT.	LSU08810
*0005E8I	2118	883	BM END.CONV		IF MINUS, NO HUNDREDS.	LSU08820
0005EAI	3468	884	EXHR R6,R8		GET HUNDREDS POSITION.	LSU08830

LSU LOADER / SEGMENT 2 (RELOCATABLE)

0005ECI	046A	885	NR	R6,R10	:	LSU08840
0005EEI	0B69	886	SR	R6,R9	:	LSU08850
? 0005FOI	0C65	887	MHR	R6,R5	:	LSU08860
? 0005F2I	0C65	888	MHR	R6,R5	:	LSU08870
0005F4I	0A76	889	AR	R7,R6	:	LSU08880
*0005F6I	230I	890	B	END.CONV	:	LSU08890
		891	*		:	LSU08900
	0000 05F8I	892	END.CONV EQU	*	:	LSU08910
0005F8I	C570 0100	893	CLHI	R7,256	:	LSU08920
0005FCI	4380 FA08 =000008I	894	BNL	LODRSTRT	:	LSU08930
000600I	030E	895	BR	R14	:	LSU08940

MULTIPLY IT BY 100.  
 ADD TO RESULT.  
 CONVERSION DONE.  
 IS NUMBER <= 255?  
 NO, THEN ERROR - RESTART.  
 RETURN TO CALLER.

PREVIOUS WARNING ON PAGE 21

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

		897	*	TEST MEMORY.	LSU08960
	0000 0602I	898	MEM.TEST EQU *	ENTER WITH R13 = START ADDRESS.	LSU08970
		899	*	R02 = END ADDRESS.	LSU08980
		900	*		LSU08990
		901	* WRITE ADDRESSES TO MEMORY.		LSU09000
		902	*		LSU09010
000602I	50D0 83FA =000A00I	903	ST R13,STARTA	SAVE START ADDRESS.	LSU09020
	0000 0606I	904	WRT.ADR EQU *		LSU09030
000606I	50DD 0000	905	ST R13,0(R13)	STORE ADDRESS IN ITSELF.	LSU09040
00060AI	05D2	906	CLR R13,R2	AT END YET?	LSU09050
*00060CI	2383	907	BNL READ.SET	YES, READ THE ADDRESSES.	LSU09060
00060EI	26D4	908	AIS R13,4	BUMP THE POINTER,	LSU09070
*000610I	2205	909	B WRT.ADR	AND WRITE NEXT ADDRESS.	LSU09080
		910	*		LSU09090
		911	* READ ADDRESSES FROM MEMORY AND COMPARE.		LSU09100
		912	*		LSU09110
	0000 0612I	913	READ.SET EQU *	SET-UP FOR READS.	LSU09120
000612I	58D0 83EA =000A00I	914	L R13,STARTA	GET START ADDRESS.	LSU09130
	0000 0616I	915	READ.ADR EQU *		LSU09140
000616I	583D 0000	916	L R3,0(R13)	RETRIEVE DATA (ADDRESS?).	LSU09150
00061AI	05D3	917	CLR R13,R3	IS IT CORRECT?	LSU09160
00061CI	4230 FEC6 =0004E6I	918	BNE MEM.ERR	NO, THEN ABORT NOW.	LSU09170
000620I	0803	919	LR R0,R3	ASSURE FROM MEMORY AND NOT CACHE.	LSU09180
000622I		920	IFZ TEST		LSU09190
000622I	DF7D 0003	921	XSTB 3(R13)	:	LSU09200
		922	ENDC		LSU09210
000626I	05D2	923	CLR R13,R2	AT END YET?	LSU09220
*000628I	2383	924	BNL WRC.SET	YES, WRITE ADDRESS COMPLEMENTS.	LSU09230
00062AI	26D4	925	AIS R13,4	NO, BUMP ADDRESS POINTER.	LSU09240
*00062CI	220B	926	B READ.ADR	AND CHECK NEXT LOCATION.	LSU09250
		927	*		LSU09260
		928	* WRITE ADDRESS COMPLEMENT TO MEMORY.		LSU09270
		929	*		LSU09280
	0000 062EI	930	WRC.SET EQU *	SET-UP FOR WRITE ADDRESS COMPLEMENT.	LSU09290
*00062EI	2541	931	LI R4,-1	GET MASK FOR COMPLEMENT.	LSU09300
000630I	58D0 83CC =000A00I	932	L R13,STARTA	GET START ADDRESS.	LSU09310
	0000 0634I	933	WRC.ADR EQU *		LSU09320
000634I	083D	934	LR R3,R13	GET THE ADDRESS,	LSU09330
000636I	0734	935	XR R3,R4	COMPLEMENT IT.	LSU09340
000638I	503D 0000	936	ST R3,0(R13)	STORE ADDRESS COMPLEMENT	LSU09350
00063CI	05D2	937	CLR R13,R2	AT END YET?	LSU09360
*00063EI	2383	938	BNL RDC.SET	YES, READ ADDRESS COMPLEMENTS.	LSU09370
000640I	26D4	939	AIS R13,4	NO, BUMP ADDRESS POINTER.	LSU09380
*000642I	2207	940	B WRC.ADR	AND WRITE NEXT LOCATION.	LSU09390
		941	*		LSU09400
		942	* READ ADDRESS COMPLEMENT FROM MEMORY AND COMPARE.		LSU09410
		943	*		LSU09420
	0000 0644I	944	RDC.SET EQU *	SET-UP FOR READ ADDRESS COMPLEMENT.	LSU09430
000644I	58D0 83B8 =000A00I	945	L R13,STARTA	GET START ADDRESS.	LSU09440
	0000 0648I	946	RDC.ADR EQU *		LSU09450
000648I	580D 0000	947	L R0,0(R13)	RETRIEVE DATA (ADDRESS COMPLEMENT?).	LSU09460
00064CI	0704	948	XR R0,R4	COMPLEMENT IT.	LSU09470
00064EI	050D	949	CLR R0,R13	IS IT CORRECT?	LSU09480

LSU LOADER / SEGMENT 2 (RELOCATABLE)

000650I	4230 FE92 =0004E6I	950	BNE	MEM.ERR	NO, THEN ABORT NOW.	LSU09490
000654I	0704	951	XR	RO,R4	ASSURE FROM MEMORY AND NOT CACHE.	LSU09500
000656I		952	IFZ	TEST		LSU09510
000656I	DF7D 0003	953	XSTB	3(R13)	:	LSU09520
		954	ENDC			LSU09530
00065AI	05D2	955	CLR	R13,R2	AT END YET?	LSU09540
*00065CI	2383	956	BNL	PAT.MTCH	YES, TRY PATTERN MATCHING NOW.	LSU09550
00065EI	26D4	957	AIS	R13,4	NO, BUMP ADDRESS POINTER.	LSU09560
*000660I	220C	958	B	RDC.ADR	AND CHECK NEXT LOCATICN.	LSU09570
		959	*			LSU09580
		960	*	TEST WITH DATA PATTERNS.		LSU09590
		961	*			LSU09600
	0000 0662I	962	PAT.MTCH	EQU *	INITIALIZE INDEX TO PATTERN TABLE.	LSU09610
000662I	C840 0024	963	LHI	R4,36	GET NEW PATTERN.	LSU09620
	0000 0666I	964	PAT.NEW	EQU *	GET START ADDRESS.	LSU09630
000666I	58D0 8396 =000A00I	965	L	R13,STARTA	GET A PATTERN.	LSU09640
00066AI	58D4 8166 =0007D4I	966	L	RO,PATTERNA(R4)		LSU09650
	0000 066EI	967	PAT.WRT	EQU *	STORE THE PATTERN.	LSU09660
00066EI	500D 0000	968	ST	RO,0(R13)	AT END YET?	LSU09670
000672I	05D2	969	CLR	R13,R2	YES, READ THEM BACK.	LSU09680
*000674I	2383	970	BNL	PAT.RDST	NO, BUMP ADDRESS POINTER,	LSU09690
000676I	26D4	971	AIS	R13,4	AND WRITE AT NEXT LOCATION.	LSU09700
*000678I	2205	972	B	PAT.WRT		LSU09710
		973	*			LSU09720
	0000 067AI	974	PAT.RDST	EQU *	SET-UP TO READ PATTERN.	LSU09730
00067AI	58D0 8382 =000A00I	975	L	R13,STARTA	GET START ADDRESS.	LSU09740
	0000 067EI	976	PAT.READ	EQU *		LSU09750
00067EI	583D 0000	977	L	R3,0(R13)	RETRIEVE THE PATTERN.	LSU09760
000682I	0530	978	CLR	R3,RO	IS IT VALID?	LSU09770
000684I	4230 FE5E =0004E6I	979	BNE	MEM.ERR	NO, THEN ABORT NOW.	LSU09780
000688I		980	IFZ	TEST		LSU09790
000688I	DF7D 0003	981	XSTB	3(R13)	SHUT OFF CACHE.	LSU09800
		982	ENDC			LSU09810
00068CI	2744	983	SIS	R4,4	YES, DECREMENT PATTERN INDEX,	LSU09820
00068EI	05D2	984	CLR	R13,R2	AT END YET?	LSU09830
*000690I	2385	985	BNL	PAT.CKND	YES, SEE IF ALL PATTERNS USED.	LSU09840
000692I	50ED 0000	986	ST	R14,0(R13)	ASSURE DATA BUS CLEAN.	LSU09850
000696I	26D4	987	AIS	R13,4	NO, BUMP ADDRESS POINTER.	LSU09860
*000698I	220D	988	B	PAT.READ	AND CHECK NEXT LOCATION.	LSU09870
		989	*			LSU09880
	0000 069AI	990	PAT.CKND	EQU *	DECREMENT PATTERN INDEX.	LSU09890
00069AI	2744	991	SIS	R4,4	AND LOOP UNTIL ALL PATTERNS USED.	LSU09900
00069CI	4310 FFC6 =000666I	992	BNM	PAT.NEW	RETURN TO CALLER WHEN THRU.	LSU09910
0006A0I	030E	993	BR	R14		LSU09920



## LSU LOADER / SEGMENT 2 (RELOCATABLE)

		995	* DEVICE TABLE FOR CONVERTING MNEMONICS TO ADDRESSES			LSU09940
		996	*			LSU09950
	0000 06A2I	1000	DTABLE	EQU	*	LSU09990
0006A2I	0085	1001	MAG85	DC	X'85',X'40',X'00',X'F0'	LSU10000
0006A4I	0040					
0006A6I	0000					
0006A8I	00F0					
0006AAI	00C5	1002	MAGC5	DC	X'C5',X'41',X'00',X'F0'	LSU10010
0006ACI	0041					
0006AEI	0000					
0006B0I	00F0					
0006B2I	00C6	1003	MB5R	DC	X'C6',X'33',X'B6',X'F0'	LSU10020
0006B4I	0033					
0006B6I	00B6					
0006B8I	00F0					
0006BAI	00C7	1004	MB5F	DC	X'C7',X'32',X'B6',X'F0'	LSU10030
0006BCI	0032					
0006BEI	00B6					
0006COI	00F0					
0006C2I	00EC	1005	MB67	DC	X'EC',X'35',X'EB',X'F0'	LSU10040
0006C4I	0035					
0006C6I	00EB					
0006C8I	00F0					
0006CAI	00E6	1006	MB256	DC	X'E6',X'36',X'E5',X'F0'	LSU10050
0006CCI	0036					
0006CEI	00E5					
0006DOI	00F0					
0006D2I	00C1	1007	FLPY	DC	X'C1',X'37',X'00',X'00'	LSU10060
0006D4I	0037					
0006D6I	0000					
0006D8I	0000					
0006DAI	0000	1008	OTHR	DC	X'0',X'0',X'0',X'0'	LSU10070
0006DCI	0000					
0006DEI	0000					
0006EOI	0000					
		1009	*			LSU10080
	0000 06E2I	1010	ADDRTABL	EQU	*	LSU10090
0006E2I	075B	1011		DC	Z(DNUM-LODRSTRT)	LSU10100
0006E4I	0761	1012		DC	Z(CODE-LODRSTRT)	LSU10110
0006E6I	0767	1013		DC	Z(CTLR-LODRSTRT)	LSU10120
0006E8I	076D	1014		DC	Z(SLCH-LODRSTRT)	LSU10130
0006EAI	0773	1015		DC	Z(DRNO-LODRSTRT)	LSU10140

LSU LOADER / SEGMENT 2 (RELOCATABLE)

				1017	* MESSAGES			LSU10160	
				1018	*			LSU10170	
0006ECI	3332	3030	204C	5355	1019	ID	DB	C'3200 LSU LOADER R00-00',X'FF'	LSU10180
0006F4I	204C	4F41	4445	5220					
0006FCI	5230	302D	3030	FF					
				1020	*			LSU10190	
000703I				1021		IFO	*	LSU10200	
000703I	00			1022		DB	0	LSU10210	
				1023		ENDC		LSU10220	
000704I				1024		CNOP	4	LSU10230	
	0000	0704I		1025	MENU	EQU	*	LSU10240	
000704I	4445	5653	2020	0D0A	1026	DB	C'DEVS ',CR,LF	LSU10250	
	0000	070CI		1027	DEVTABLE	EQU	*	LSU10260	
00070CI	4D47	3835	2020	0D0A	1028	DB	C'MG85 ',CR,LF	LSU10270	
000714I	4D47	4335	2020	0D0A	1029	DB	C'MGC5 ',CR,LF	LSU10280	
00071CI	4453	3552	2020	0D0A	1030	DB	C'DS5R ',CR,LF	LSU10290	
000724I	4453	3546	2020	0D0A	1031	DB	C'DS5F ',CR,LF	LSU10300	
00072CI	4453	3637	2020	0D0A	1032	DB	C'DS67 ',CR,LF	LSU10310	
000734I	4432	3536	2020	0D0A	1033	DB	C'D256 ',CR,LF	LSU10320	
00073CI	464C	5059	2020	0D0A	1034	DB	C'FLPY ',CR,LF	LSU10330	
000744I	4F54	4852	2020	0D0A	1035	OTHER	DB	C'OTHR ',CR,LF	LSU10340
	0000	074CI		1036	DEVTBLND	EQU	*	LSU10350	
00074CI	4445	5649	4345	3DFF	1037	DB	C'DEVICE=',X'FF'	LSU10360	
000754I				1041		CNOP	4	LSU10400	
	0000	0754I		1042	VOLFIL	EQU	*	LSU10410	
000754I	564F	4C3D	5858	5858	1043	DB	C'VOL=XXXX,FILE=',X'FF'	LSU10420	
00075CI	2C46	494C	453D	FF					
000763I	4445	5623	3DFF		1044	DNUM	DB	C'DEV#=',X'FF'	LSU10430
000769I	434F	4445	3DFF		1045	CODE	DB	C'CODE=',X'FF'	LSU10440
00076FI	4354	4C52	3DFF		1046	CTLR	DB	C'CTLR=',X'FF'	LSU10450
000775I	534C	4348	3DFF		1047	SLCH	DB	C'SLCH=',X'FF'	LSU10460
00077BI	4452	5623	3DFF		1048	DRNO	DB	C'DRV#=',X'FF'	LSU10470
				1049	*			LSU10480	
	0000	0781I		1050	FMKS	EQU	*	LSU10490	
000781I	4649	4C45	4D41	524B	1051	DB	C'FILEMARKS=',X'FF'	LSU10500	
000789I	533D	FF							
				1052	*			LSU10510	
00078CI				1056		CNOP	4	LSU10550	
00078CI	494F	4552	524F	5220	1057	MSG1	DB	C'IOERROR '	LSU10560
000794I	5858	5858	FF		1058	IO.TYPE	DB	C'XXXX',X'FF'	LSU10570
000799I	4649	4C45	204E	4F54	1059	MSG3	DB	C'FILE NOT FOUND',X'FF'	LSU10580
0007A1I	2046	4F55	4E44	FF					
0007A8I				1060		IFE	*	LSU10590	
0007A8I	00			1061		DB	0	LSU10600	
				1062		ENDC		LSU10610	
0007A9I	4D45	4D54	5354	2045	1063	MSG6	DB	C'NEMTST ERR '	LSU10620
0007B1I	5252	20							
0007B4I	5858	5959	5A5A	FF	1064	MFAD	DB	C'XXYYZZ',X'FF'	LSU10630
				1065	*			LSU10640	
0007BBI				1066		IFZ	TEST	LSU10650	
0007BBI	EE			1067	COM2	DB	X'EE'	LSU10660	
				1068		ELSE		LSU10670	
				1070		ENDC		LSU10690	

PASLA, 8-BIT, HI SPD, 2 STOP, EVEN

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

0007BCI	A3	1071	MTSKIP	DB	X'A3'	SKIP FILEMARK (MAG TAPE).	LSU10700
0007BDI	A0	1072	MTCLEAR	DB	X'A0'	CLEAR CONTROL UNIT (MAG TAPE).	LSU10710
0007BEI	A1	1073	MTREAD	DB	X'A1'	READ COMMAND (MAG TAPE).	LSU10720
0007BFI	B8	1074	MTREWD	DB	X'B8'	REWIND COMMAND (MAG TAPE).	LSU10730
0007C0I	48	1075	SHCLEAR	DB	X'48'	SELCH CLEAR COMMAND.	LSU10740
0007C1I	70	1076	SHGORD	DB	X'70'	SELCH READ/GO COMMAND	LSU10750
	0000 07C0I	1077	CTRESET	EQU	SHCLEAR	CONTROLLER RESET COMMAND	LSU10760
0007C2I	C1	1078	CTREAD	DB	X'C1'		LSU10770
		1079	* DISC COMMANDS				LSU10780
0007C3I	C2	1080	D1SEEK	DB	X'C2'		LSU10790
	0000 07C3I	1081	D2SEEK	EQU	D1SEEK		LSU10800
0007C4I	C8	1082	D2RATTN	DB	X'C8'		LSU10810
0007C5I	C4	1083	D2RHEAD	DB	X'C4'		LSU10820
0007C6I	D0	1084	D2SETCYL	DB	X'D0'		LSU10830
0007C7I	E0	1085	D2SETHED	DB	X'E0'		LSU10840
		1089	*				LSU10880
0007C8I	0030	1090	SECCYL	DC	H'48'	<= 10	LSU10890
0007CAI	0140	1091		DC	H'320'	67	LSU10900
0007CCI	04C0	1092		DC	H'1216'	256	LSU10910
		1093	*				LSU10920
0007CEI	0018	1094	SECTRK	DC	H'24'	<= 10	LSU10930
0007D0I	0040	1095		DC	H'64'	67	LSU10940
0007D2I	0040	1096		DC	H'64'	256	LSU10950
		1097	*				LSU10960
0007D4I		1098		CNOP	4		LSU10970
0007D4I	0000 0000	1099	PATTERN	DCY	0,11111111,33333333,77777777		LSU10980
0007D8I	1111 1111						
0007DCI	3333 3333						
0007E0I	7777 7777						
0007E4I	FFFF 0000	1100		DCY	FFFF0000,FFFF,F000F000,FF00FF00		LSU10990
0007E8I	0000 FFFF						
0007ECI	F000 F000						
0007FOI	FF00 FF00						
0007F4I	FFF0 FFF0	1101		DCY	FFF0FFF0,FFFFFFFF		LSU11000
0007F8I	FFFF FFFF						
		1102	*				LSU11010
	0000 07F4	1103	LENGTH	EQU	*-L0DRSTRT		LSU11020
0007FCI		1104		CNOP	4		LSU11030
	0000 07FCI	1105	VDBUF	EQU	*		LSU11040
	0000 08FBI	1106	VDBUFE	EQU	VDBUF+255		LSU11050
	0000 07FCI	1107	VD.VOL	EQU	VDBUF		LSU11060
	0000 0800I	1108	VD.ATRB	EQU	VD.VOL+4		LSU11070
	0000 0804I	1109	VD.FDP	EQU	VD.ATRB+4		LSU11080
	0000 0808I	1110	VD.OSP	EQU	VD.FDP+4		LSU11090
	0000 080CI	1111	VD.OSS	EQU	VD.OSP+4		LSU11100
	0000 0810I	1112	VD.MAP	EQU	VD.OSS+4		LSU11110
	0000 08FCI	1113	DIRSAVE	EQU	VDBUFE+1		LSU11120
	0000 0900I	1114	LIBBUFE	EQU	DIRSAVE+4		LSU11130
	0000 09FFI	1115	LIBBUFFE	EQU	LIBBUFE+255		LSU11140
	0000 0A00I	1116	STARTA	EQU	LIBBUFE+1		LSU11150
	0000 0A04I	1117	RSAVE	EQU	STARTA+4		LSU11160
	0000 0A44I	1118	TBNTRY	EQU	RSAVE+64		LSU11170
	0000 0A48I	1119	TPOFF	EQU	TBNTRY+4		LSU11180

## LSU LOADER / SEGMENT 2 (RELOCATABLE)

0000 0A4CI	1120 SWITCH EQU TPOFF+4	LSU11190
0000 0A50I	1121 OS.END EQU SWITCH+4	LSU11200
0000 0A54I	1122 NUM.LIBS EQU OS.END+4	LSU11210
0000 0A58I	1123 ENDLODR EQU NUM.LIBS+4	LSU11220
0000 0A5CI	1124 FILENAME EQU ENDLODR+4	LSU11230
0000 0A64I	1125 EXT EQU FILENAME+8	LSU11240
0000 0A68I	1126 LODREND EQU EXT+4	LSU11250

SYMBOL TABLE / CROSS-REFERENCE

0007FCI

1128

END

LSU11270









SYMBOL TABLE / CROSS-REFERENCE

LOPT.ACB	0000	0001	110*						
LOPT.ACM	0000	4000	110*	110					
LOPT.ALM	0000	FFC3	110*						
LOPT.CME	0000	0005	110*						
LOPT.CMM	0000	0400	110*	110					
LOPT.CTB	0000	0004	110*						
LOPT.CTM	0000	0800	110*	110					
LOPT.DFB	0000	0007	110*						
LOPT.DFM	0000	0100	110*	110					
LOPT.ETB	0000	0000	110*						
LOPT.ETM	0000	8000	110*	110					
LOPT.FPB	0000	0002	110*						
LOPT.FPM	0000	2000	110*	110					
LOPT.HWB	0000	000F	110*						
LOPT.HWM	0000	0001	110*	110					
LOPT.MRB	0000	0003	110*						
LOPT.MRM	0000	1000	110*	110					
LOPT.OM1	0000	F000	110*	110					
LOPT.OM2	0000	0F00	110*	110					
LOPT.OM3	0000	00C0	110*	110					
LOPT.OM4	0000	0003	110*	110					
LOPT.OVB	0000	0009	110*						
LOPT.OVM	0000	0040	110*	110					
LOPT.RLB	0000	0008	110*						
LOPT.RLM	0000	0080	110*	110					
LOPT.S6B	0000	0006	110*						
LOPT.S6M	0000	0200	110*	110					
LOPT.UVB	0000	000E	110*						
LOPT.UVM	0000	0002	110*	110					
LSU	0000	0001	1*	4	137				
LSUADDR	0000	1000	112*	140	141	142	775		
MAG.READ	0000	0144I	328	342*	345	358	364	373	569
MAG85	0000	06A2I	1001*						
MAGC5	0000	06AAI	1002*						
MAGRD.OS	0000	0184I	350	366*					
MAGTAPE	0000	00E8I	292*						
MB256	0000	06CAI	1006*						
MBSF	0000	06BAI	1004*						
MBSR	0000	06B2I	1003*						
MB67	0000	06C2I	1005*						
MEM.ERR	0000	04E6I	755*	918	950	979			
MEM.TEST	0000	0602I	530	554	898*				
MENU	0000	0704I	199	1025*					
MFAD	0000	07B4I	759	763	766	1064*			
MCVE.LDR	0000	032CI	537*	541					
MSG	0000	051AI	194	781*					
MSG.PUT	0000	052CI	788*	793					
MSG1	0000	078CI	752	1057*					
MSG3	0000	0799I	734	1059*					
MSG6	0000	07A9I	768	1063*					
MTCLEAR	0000	07BDI	297	1072*					
MTREAD	0000	07BEI	376	1073*					
MTREWD	0000	07BFI	301	1074*					



## SYMBOL TABLE / CROSS-REFERENCE

R3	0000 0003	955 124*	969 287	984 385	387	387	388	536	538	539	540	582	585	599
		617	624	628	633	637	655	659	660	662	664	676	916	917
		919	934	935	936	977	978							
R4	0000 0004	125*	191	192	193	288	297	299	301	314	319	322	343	376
		378	391	588	595	597	602	609	615	621	622	626	630	631
		635	640	654	707	710	713	716	718	722	724	797	799	801
		803	805	811	812	814	816	817	931	935	948	951	963	966
		983	991											
R5	0000 0005	126*	289	290	293	397	399	403	422	430	431	435	441	442
		501	501	568	568	570	573	575	577	577	652	652	863	880
		887	888											
R6	0000 0006	127*	231	232	254	256	258	260	386	388	389	412	413	466
		469	475	477	479	482	491	495	509	510	511	605	647	688
		782	789	791	877	878	879	880	881	884	885	886	887	888
		889												
R7	0000 0007	128*	193	220	221	316	326	362	371	407	426	428	430	439
		441	456	464	469	470	472	496	562	681	684	696	696	697
		698	698	699	714	718	719	738	742	746	750	784	786	789
		792	803	816	820	821	828	835	839	868	872	873	874	881
		889	893											
R8	0000 0008	129*	195	207	219	221	237	242	327	363	368	372	389	408
		420	421	446	497	503	511	512	517	518	519	520	521	526
		527	534	539	543	544	561	700	700	701	702	702	703	714
		718	827	828	853	855	857	858	872	877	884			
R9	0000 0009	130*	204	207	209	210	215	217	223	228	250	267	274	275
		574	595	621	646	654	685	864	874	879	886			
		946*	958											
RDC.ADR	0000 0648I													
RDC.SET	0000 0644I	938	944*											
RDKLOOP1	0000 03A0I	594*	606											
RDKLOOP2	0000 03CEI	614*	647											
RDSK2	0000 03RCI	578	508*											
READ	0000 0364I	410	465	498	563	567*								
READ.ADR	0000 0616I	915*	926											
READ.DIR	0000 0276I	463*	436											
READ.MAG	0000 01A0I	349	354	367	375*									
READ.SET	0000 0612I	907	913*											
RSAVE	0000 0A04I	302	314	325	411	460	525	542	547	560	1117*	1118		
SECCYL	0000 07C8I	573	1090*											
SECTRK	0000 07CEI	575	1094*											
SET.IO	0000 00C6I	226	277	282*										
SHCLEAR	0000 07C0I	384	570	691	1075*	1077								
SHGORD	0000 07C1I	377	563	1076*										
SKIP.FM	0000 0126I	315*	323											
SLC.WAIT	0000 0474I	693*	695											
SLCH	0000 0775I	1014	1047*											
STARTA	0000 0A00I	903	914	932	945	965	975	1116*	1117					
STR.ITEM	0000 0088I	247	243*											
SWITCH	0000 0A4CI	295	347	361	505	1120*	1121							
TBNTRY	0000 0A44I	223	283	1118*	1119									
TEST	0000 0000	2*	548	555	777	920	952	980	1066					
TPOFF	0000 0A48I	1119*	1120											
UNRE	0000 04CAI	370	394	603	611	643	678	741*						

## SYMBOL TABLE / CROSS-REFERENCE

VD.ATR8	0000 0800I	1108*	1109				
VD.FDP	0000 0804I	461	1109*	1110			
VD.MAP	0000 0810I	1112*					
VD.OSP	0000 0808I	1110*	1111				
VD.OSS	0000 080CI	1111*	1112				
VD.READ	0000 01E0I	400	404	406*			
VD.VOL	0000 07FCI	412	1107*	1108			
VDBUF	0000 07FCI	407	464	466	485	1105*	1106 1107
VDBUFE	0000 08FBI	408	1106*	1113			
VECTOR	0000 004EI	218	222*				
VCLFIL	0000 0754I	413	415	1042*			
WAIT.FM	0000 012AI	318*	321				
WAIT.MAG	0000 01B2I	381*	383				
WAIT10	0000 038CI	584*	586				
WAIT11	0000 03AAI	598*	600				
WAIT12	0000 03AEI	601*	604				
WAIT15	0000 0390I	587*	591				
WAIT21	0000 03D2I	616*	620				
WAIT22	0000 03E4I	623*	625				
WAIT23	0000 03ECI	627*	629				
WAIT24	0000 03F6I	632*	634				
WAIT25	0000 03FEI	636*	638				
WAIT26	0000 0402I	639*	641				
WAIT31	0000 043CI	667*	669				
WAIT32	0000 044CI	675*	677				
WRC.ADR	0000 0634I	933*	940				
WRC.SET	0000 062EI	924	930*				
WRT.ADR	0000 0606I	904*	909				
X.CONV	0000 05AAI	240	852*				
X.CONV1	0000 05B2I	854	856*				

PROG= M3230.01 ASSEMBLED BY MICROCAL II (32-BIT)

1	SCRAT			32300000
2	*	EDITED 012082		32300010
3	TARGET 3230			32300030
4	*	MODEL 3230 PROCESSOR EMULATOR		32300040
5	CROSS			32300050
6	SQCHK			32300060
8	*	COPYRIGHT PERKIN-ELMER, INC. SEPTEMBER 1979, JANUARY 1982		32300080
9	*	ASSEMBLER EXTENSION AND EMULATOR CODE		32300090
10	*	WRITTEN BY KARL STEES KLEIN		32300100
12	WCSLO	EQU '800'	WCS STARTING ADDRESS	32300120
13	FREWORD	EQU 0	TRACER	32300130
15	*	DROM B20:23 - 19-195F86R01(BITS 20:23)		32300150
16	*	DROM B23:27 - 19-195F87R01(BITS 24:27)		32300160
17	*	DROM B28:31 - 19-195F88R01(BITS 28:31)		32300170
18	*			32300180
19	*	CONTROL STORE ROMS		32300190
20	*	B00:07 - 19-220F20R01(BITS 00:07 PAGE 0)		32300200
21	*	B08:15 - 19-220F21R01(BITS 08:15 PAGE 0)		32300210
22	*	B16:23 - 19-220F22R01(BITS 16:23 PAGE 0)		32300220
23	*	B24:31 - 19-220F23R01(BITS 24:31 PAGE 0)		32300230
24	*			32300240
25	*	B00:07 - 19-220F24 (BITS 00:07 PAGE 1)		32300250
26	*	B08:15 - 19-220F25 (BITS 08:15 PAGE 1)		32300260
27	*	B16:23 - 19-220F26 (BITS 16:23 PAGE 1)		32300270
28	*	B24:31 - 19-220F27R01(BITS 24:31 PAGE 1)		32300280
29	*			32300290
30	*	FOLLOWING DESCRIPTION FOR ROMSAT/DIO SUPPORT PROG		32300300
31	PAGE0	PARTS 19-220F20R01,19-220F21R01,19-220F22R01,19-220F23R01	R01*	32300310
32	PAGE1	PARTS 19-220F24R00,19-220F25R00,19-220F26R00,19-220F27R01	R01*	32300320
33		PARTS 19-195F00R00,19-195F00R00,19-195F00R00,19-195F00R00		32300330
34		PARTS 19-195FXXR00,19-195F86R00,19-195F87R01,19-195F88R01	R01*	32300340
35	*	FORMAT ROM 19-188F26R01		32300350
36	*			32300360
37	*	PRIVILEGED/ILLEGAL ROM		32300370
38	*	19-188F25	NO WCS	32300380
39	*	19-188F27	WITH WCS	32300390

0000 0800  
0000 0000

## OPERATION SUPPORT

0000	D00E 5550	41	START	A	SR,YS,MDR,EXT+IR	VECTOR IF INTERRUPT QUEUED,	32300410
		42	*			USING TABLE AT '07'. LOC IS NOT	32300420
		43	*			INCREMENTED ON INTERRUPT. IF	32300430
		44	*			MAT+MPE+BOUND, LOC HAS BEEN INCREMENT	32300440
		45	*			BY (LENGTH) FOR INTERRUPT ON PREVIOUS	32300450
		46	*			USER INSTRUCTION.	32300460
		47	*			CALCULATE ADDRESS IS AS FOLLOWS:	32300470
		48	*			FOR RR, RI, 2ND OPERAND IN MAP&SR.	32300480
		49	*			FOR SF, YS IN MAR&SP.	32300490
		50	*			FOR RX, A(2ND OPERAND) IN MAP&SR.	32300500
		51	*			FOR RXX, SR = A1, MAR = A2;	32300510
		52	*			XOP, YDI2, YSI2 RETURNED ON FIRST	32300520
		53	*			UNLOAD OF YDI, YSI, SR, OR LP.	32300530
		54	*			LOC IS INCREMENTED BY LENGTH.	32300540
		55	*			A HARDWARE VECTOR IS TAKEN TO '07'	32300550
		56	*			IF INSTRUCTION READ CAUSED ANY	32300560
		57	*			OF: ILLEGAL,MAT,MPE;	32300570
		58	*			OTHERWISE, VECTOR VIA DROM1.	32300580
		60	*			*****	32300600
		61	*				32300610
		62	*			UN-INTERRUPTABLE IDLE LOOP	32300620
		63	*				32300630
		64	*			*****	32300640
0001	0CC8 4010	66	IDLE	BT	CATN+PPF,CONSER	ENTER HERE FOR WCS ESCAPE	32300650
0002	0E00 0011	67		B	IDLE,CYD&SWA	LOOP UNTIL CATN OR PPF.	32300670
0003	0000 0000	68		DC	FREEWORD		32300680
		70	*			FOLLOWING RELEASE OF SYSTEM CLEAR, CSAR INCREMENTS TO LOCATION 4:	32300700
		71	*				32300710
0004		72		ORG	'04'		32300720
0004	5E00 019D	73		B	SELFTTEST,ENACKL+RFAULT TEST PROCESSOR AND POWER UP		32300730
0005	0E00 3190	75	ABS.LHI	B	LHI	*FOR TEST SOFTWARE. ALWAYS @'005'.	32300750
0006	0000 0000	76		DC	FREEWORD		32300760

OPERATION SUPPORT

0007		78	ORG	'07'	HARDWARE INTERRUPT VECTOR TABLE	32300780
0007	5E30 0BDO	79	IV07	B	ILEGF,ENACKL	32300790
		80	*		LOC IS PLUS (LENGTH)	32300800
		81	*			32300810
0008	5E30 0EE0	82	IV08	B	ALIGN,ENACKL	32300820
		83	*		LOC IS PLUS (LENGTH).	32300830
0009	5E30 0AFO	84	IV09	B	MAT,ENACKL	32300840
		85	*		LOC IS PLUS (LENGTH).	32300850
000A	0E90 401B	86	IV0A	B	CONSER,RCATN	32300860
		87	*		LOC IS CORRECT.	32300870
000B	5E00 0880	88	IV0B	B	EPF,ENACKL	32300880
		89	*		LOC IS CORRECT.	32300890
000C	0E30 14FO	90	IV0C	B	LEVEL0	32300900
		91	*		LOC IS CORRECT.	32300910
000D	0E00 14DO	92	IV0D	B	LEVEL1	32300920
		93	*		LOC IS CORRECT.	32300930
000E	0E00 14BO	94	IV0E	B	LEVEL2	32300940
		95	*		LOC IS CORRECT.	32300950
000F	0051 8030	96	IV0F	LI	MR1,'30'	32300960
0010	0E00 1500	97	B	IOINT	LOC IS CORRECT.	32300970
		99	*	*****		32300990
		100	*			32301000
		101	*	INTERRUPTABLE WAIT LOOP		32301010
		102	*			32301020
		103	*	*****		32301030
0011	002C F480	105	TWAIT	NI	NULL,PSW,'80',EXE	32301050
0012	DC1C 0121	106	WAIT	BT	G+L,WAIT,CYD&SWA+IVJE+IR WAIT IF SET; ELSE EXIT.	32301060
0013	D05C 0050	108	EXIT	L	NULL,MDR,IR	32301080
		109	*		GLOBAL EXIT.	32301090
		110	*		IF MEMORY PEADING AT TERMINATION,	32301100
		111	*		FAULTS LEFT QUEUED UNTIL IR.	32301110
		111	*	*****		32301110
0014	0030 0000	113	DC	FREWORD		32301130
0015	0030 0000	114	DC	FREWCARD		32301140
0016	0030 0000	115	DC	FREWORD		32301150
		119		ENDC		32301190
0017		121	ORG	'17'		32301210
0017	5E00 0C20	122	IV17	B	IIIINT,ENACKL	32301220
		123	*		NEVER USED	32301230
0018	DC20 0D10	124	IV18	BT	V,AFAL2,IR	32301240
		125	*		M3230 FLOATING PT ARITH FAULT	32301250
		126	*		LOC IS PLUS (LENGTH)	32301260
					FLAGS ARE SAME AS RETURNED BY RCC.	32301260

OPERATION SUPPORT

128 \* AFTER POWER IS FIRST APPLIED TO THE MACHINE, A MICROCODE BRANCH 32301280  
 129 \* IS MADE TO SELFTTEST. THE "FAIL" LAMP ON THE INDICATOR 32301290  
 130 \* PANEL IS LIT. IF SELFTTEST DOES NOT DETECT A HARDWARE ERROR, IT 32301300  
 131 \* IS ASSUMED THAT THE MACHINE IS BASICALLY FUNCTIONAL. IN THIS CASE, 32301310  
 132 \* A BRANCH IS TAKEN TO 'PWRUP', WHERE THE "FAIL" LAMP IS PUT OUT. 32301320  
 133 \* 32301330  
 134 \* IF, HOWEVER, AN ERROR IS DETECTED BY SELFTTEST, THE MICROCODE 32301340  
 135 \* ATTEMPTS TO LOOP ON THE INSTRUCTION WHICH DETECTED THE ERROR. 32301350  
 136 \* IN THIS CASE, THE "FAIL" LAMP REMAINS LIT, WITH THE "WAIT" 32301360  
 137 \* LAMP DIMLY LIT. 32301370

0000	0019	339	SELFTTEST EQU *	HARDWARE START-UP DIAGNOSTIC	32301390
0019	0E02 01A0	140	LINK TXA1	LOAD RETURN ADDRESS	32301400
001A	009E 50D1	141	TXA1 S SR,SR,SR,CYD&SWA+JAM	SR = YDI = CC = 0; SET WAIT	32301410
001B	0C79 00E1	142	RETNT C+V+G+L,CYD&SWA	BRANCH: FLAGS WOULD NOT CLEAR	32301420
001C	0060 830F	143	LI MRO,15,SLHA	FLAGS SHOULD BE 0010	32301430
001D	0C69 00E1	144	RETNT C+V+L,CYD&SWA	BRANCH: FLAGS SHOULD BE ZERO	32301440
001E	0E11 00E1	145	RETNF G,CYD&SWA	BRANCH: FLAG SHOULD BE SET	32301450
001F	00EF 070F	146	SEHA FLR,MRO,LYSI+JAM	FLR = PSW = YSI = 'F'	32301460
0020	0E41 00E1	147	RETNF C,CYD&SWA	BRANCH: FLAG NOT SET	32301470
0021	0E21 00E1	148	RETNF V,CYD&SWA	BRANCH: FLAG NOT SET	32301480
0022	0E11 00E1	149	RETNF G,CYD&SWA	BRANCH: FLAG NOT SET	32301490
0023	0E09 00E1	150	RETNF L,CYD&SWA	BRANCH: FLAG NOT SET	32301500
0024	0D21 00E3	151	RETNT MSK,YDM1	BRANCH: MSK TEST SHOULD BE FALSE	32301510
0025	0F21 00E2	152	RETNF MSK,YDP1	BRANCH: MASK TEST SHOULD BE TRUE	32301520
0026	006B 00BF	153	L CNTR,YSI,LYSI	EXECUTE NEXT INSTRUCTION 15 TIMES:	32301530
0027	008E 6D02	154	A SR,SR,MRO,RRI+YDP1+JAM	SR = 'E1', YDI = 15, CC = 2	32301540
0028	0F89 00E2	155	RETNF YDC,YDP1	BRANCH: FLAG SHOULD BE SET	32301550
0029	0D89 00E0	156	RETNT YDC	BRANCH: FLAG SHOULD NOT BE SET	32301560
002A	00C7 E0E1	157	XI PSW,SR,'E1',JAM	PSW = 0; FLAGS = 0000.	32301570
002B	0C79 00E0	158	RETNT C+V+G+L	BRANCH: FLAGS SHOULD NOT SET	32301580
002C	0000 70B5	160	A MRO,PSW,YSI,JAMCI	MRO = 1 (YSI=0)	32301600
002D	0001 0005	161	A MR1,MRO,MRO,JAMCI	MR1 = 3	32301610
002E	0002 1015	162	A MR2,MR1,MR1,JAMCI	MR2 = 7	32301620
002F	0003 2025	163	A MR3,MR2,MR2,JAMCI	MR3 = 'F'	32301630
0030	004E 3020	164	X SR,MR3,MR2	SR = 8	32301640
0031	004E 6010	165	X SR,SR,MR1	SR = B	32301650
0032	004E 6000	166	X SR,SR,MRO	SR = A	32301660
0033	004E 20D0	167	X SR,MR2,SR	SR = D	32301670
0034	004E 6030	168	X SR,SR,MR3	SR = 2	32301680
0035	001E E002	169	SI SR,SR,'02'	SR = 0	32301690
0036	0C79 00E0	170	RETNT C+V+G+L	BRANCH: PROBABLY MICRO-REG FAILURE	32301700



## OPERATION SUPPORT

		172	*	*****		32301720
		173	*			32301730
		174	*	POWER UP SEQUENCE		32301740
		175	*			32301750
		176	*	*****		32301760
0037	5D10 065D	178	PWRUP	BT	MVF,COLDSTRT,RFAULT+ENACLK BRANCH: MEMORY PCWER LOST.	32301780
0000	0038	180	WARMSTRT	EQU *	MEMORY STILL INTACT.	32301800
0038	0E02 0520	181		LINK	MEMTEST TEST BASIC MEMORY	32301810
0039	0066 8084	182		LI	MAR,'84' A(REG SAVE POINTER)	32301820
003A	E0E7 8420	183		LI	PSW,'20',EXB+JAM+PR4 SELECT REG SET 0, ENABLE MPE	32301830
003B	005E 8003	184		LI	SR,3 MASK	32301840
003C	002E 6050	185		N	SR,SR,MDR FORCF ALIGN 4	32301850
003D	004E 6051	186		X	SR,SR,MDR,CYD&SWA DONE; PCINT RO	32301860
003E	0006 F008	187		AI	MAR,SR,8 ADVANCE PAST STORED PSW	32301870
003F	FE02 3274	188	WARM.1	LINK	LM.ENT,DR4+I4 LOAD GENERAL REGISTER SET	32301880
0040	0087 F011	189		AI	PSW,PSW,'11',JAM ADVANCE TO NEXT SET	32301890
0041	5C90 0AB0	190		BT	MPE,HARDSTOP,ENACLK BRANCH: SOMETHING RELOADED WRONG!	32301900
0042	0E40 03F0	191		BF	C,WARM.1 CONTINUE FOR 8 SETS.	32301910
		192	*			32301920
0043	FE02 5194	193		LINK	LN71,DR4+I4 LOAD SCRATCHPADS	32301930
		194	*			32301940
0044	0D92 57D1	195		LINKT	FPP,LME.ENT,CYD&SWA LOAD SPPF REGISTERS	32301950
0045	0D92 59E1	196		LINKT	FPP,LMD.ENT,CYD&SWA LOAD DFPF REGISTERS	32301960
		197	*			32301970
0046	0066 00D0	198		L	MAR,SR POINT TO POWER-DOWN PSW	32301980
0047	F063 8440	199		LI	MR3,'40',EXB+DR4 QUEUE MALFUNCTION STATUS BIT	32301990
0048	0060 0054	200		L	MRO,MDR,I4 MRO = PSW	32302000
0049	F066 8028	201		LI	MAR,'28',DR4 A(CONSOLE STATUS); FETCH LOC	32302010
004A	0064 0050	202		L	LOC,MDR LOAD NEW LOC	32302020
004B	00E7 0000	203		L	PSW,MRO,JAM NEW PSW (MAT DISABLED UNTIL LPSTD)	32302030
004C	5E02 1010	204		LINK	TLSU,ENACLK TEST IF LSU ENABLED	32302040
004D	A06C 0170	205		L	NULL,NULL,PR2 FETCH CONSOLE STATUS	32302050
004E	006C 0550	206		EXT	NULL,MDR MAKE SURE IT'S GOTTEN, THEN:	32302060
004F	5C90 0AB0	207		BT	MPE,HARDSTOP,ENACLK BRANCH: SOMETHING RELOADED WRONG!	32302070
0050	0C08 401B	208		BT	L,CONSER,RCATN BRANCH: WAS IN CONSOLE ROUTINE.	32302080
		209	*			32302090
0051	0E00 0980	210		B	TMMF CHECK IF MALFUNCTION ENABLED.	32302100
		212	*		* TEST BASIC MEMORY (PSW = 0 HERE)	32302120
0000	0052	213	MEMTEST	EQU *		32302130
0052	0050 8000	214		LI	MRO,0 LOW MEMCRY LIMIT	32302140
0053	0056 0000	215	MEMLOOP	L	MAR,MRO TEST CELL ADDRESS	32302150
0054	E064 0060	216		L	LOC,MAR,PR4 READ DATA, SET LOC = (MAR)	32302160
0055	0061 0050	217		L	MR1,MDR AND PRESERVE.	32302170
0056	0C88 4010	218	MEM.1	BT	CATN,CONSER IF HUNG IN MEMORY TEST,	32302180
		219	*			32302190
		220	*		CAN LEAVE BY DEPRESSING HALT/RUN.	32302200
0057	0015 8C01	221		SI	MDR,MRO,'01',EXH WRITE DATA PATTERN	32302210
0058	6046 8404	222		XI	MAR,MRO,'04',EXB+PW4 WRITE; SET FOR READ 1K BYTES AWAY	32302220
0059	E066 0000	223		L	MAR,MRO,PR4 RE-ADDRESS TEST CELL	32302230

## OPERATION SUPPORT

005A	E012	8C01	224	SI	MR2,MRO,'01',EXH+PR4	AND READ CONTENTS.	32302240
005B	00CE	2050	225	X	SR,MR2,MDR,JAM	TEST DATA READ, SET CC=SR=0 (?)	32302250
005C	0C18	0550	226	BT	G+L,MEM.1	BRANCH: DID NOT RETAIN TEST DATA.	32302260
005D	0065	0010	227	L	MDR,MR1	RESTORE ORIGINAL CONTENTS	32302270
005E	6000	8004	228	AI	MRO,MRO,4,PW4	ADVANCE TO NEXT CELL	32302280
005F	001C	8C04	229	SI	NULL,MRO,'04',EXH	AT 256 KB LIMIT ?	32302290
0060	0C10	0530	230	BT	G,MEMLOOP	BRANCH: NOT YET.	32302300
0061	0060	8440	231	LI	MRO,'40',EXB	SET 'POWER RESTORE'	32302310
0062	0065	0C00	232	EXH	MDR,MRO	TO STATUS WORD @ '40'	32302320
0063	0066	8040	233	LI	MAR,'40'	.	32302330
0064	6E01	00E0	234	RETN	PW4	RETURN TO CALLER.	32302340
0000	0065		236	COLDSTRT	EQU *	MEMORY POWER WAS LOST	32302360
0065	0066	0171	237	L	MAR,NULL,CYD&SWA		32302370
0066	0065	0060	238	COLD.1	L	MDR,MAR	ADDRESS AS DATA;
0067	006F	0C60	239	EXH	FLR,MAR	AT LIMIT YET ?	32302390
0068	0C20	05A0	240	BT	V,COLD.1A	BRANCH: YES ('0004 0000')	32302400
0069	6E00	0664	241	B	COLD.1,PW4+I4	STORE, ADVANCE.	32302410
006A	0E02	0520	242	COLD.1A	LINK MEMTEST	TEST BASIC MEMORY	32302420
			243	*			32302430
006B	0F90	06F0	244	COLD.2	BF FPP,COLD.3	BRANCH: NO FPP.	32302440
006C	012C	00DA	245	LE	YD,SR,UNNLD	INITIALIZE SPFP REGISTERS	32302450
006D	020C	00D0	246	LW	YD,SR	INITIALIZE DPFP REGISTERS	32302460
006E	022C	00DA	247	LD	YD,SR,UNNLD	.	32302470
006F	0468	80C2	248	COLD.3	LI ARSYD,IIINT	INITIALIZE SCRATCHPAD REGISTERS	32302480
0070	0038	7CA0	249	O	YD,PSW,YDI,EXH	INITIALIZE GENERAL REGISTERS	32302490
0071	0F88	06B2	250	BF	YDC,COLD.2,YDP1	DO WHOLE SET	32302500
0072	0087	F011	251	AI	PSW,PSW,'11',JAM	ADVANCE TO NEXT SET	32302510
0073	0E40	06B0	252	BF	C,COLD.2	BRANCH: SETS 0:7 NOT DONE	32302520
			253	*			32302530
0074	5E02	1010	254	LINK	TLSU,ENACKL	TEST IF LSU ENABLED	32302540
0075	0014	0005	255	COLD.4	SDEC LOC,MRO,MRO	MACHINE IN INITIAL STATE -	32302550
0076	00E7	8480	256	LI	PSW,'80',EXB+JAM	SET PSW = '00008000', LOC = 'FFFFFFE'	32302560
0077	0E00	401B	257	COLD.5	B CONSER,RCATN	AND GET USER INTERVENTION.	32302570
			258	*		TURN OFF FAIL LIGHT.	32302580

OPERATION SUPPORT

260	*	*****			32302600
261	*				32302610
262	*	POWER DOWN			32302620
263	*				32302630
264	*	*****			32302640
0000 0078	266	PPF EQU *		ENTERED VIA IVOA OR THROUGH CONSER	32302660
	267	*		OR BY BRANCH TEST.	32302670
0078 506C 00BD	268	PWRDWN L	NULL,YSI,RFAULT+ENACK	UNLOAD RYRX XOP	32302680
0079 0066 8084	269	LI	MAR,'84'	READ PWR FAIL PSW SAVE POINTER	32302690
007A E06E 8003	270	LI	SR,'03',PR4	BITS TO BE IGNORED	32302700
007B 002E 6050	271	N	SR,SR,MDR	CAPTURE,	32302710
007C 0046 6050	272	X	MAP,SR,MDR	FULLWORD-ALIGNED POINTER	32302720
007D 0075 7000	273	L	MDR,PSW		32302730
007E 6065 0044	274	L	MDR,LOC,PW4+I4	STORE CURRENT PSW	32302740
007F 60E7 0174	275	L	PSW,NULL,PW4+I4+JAM	STORE CURRENT LOC, ZERO PSW	32302750
0080 0E02 3681	276	PWRDWN1 LINK	STM.ENT,CYD&SWA	SAVE GENERAL REGISTER SET	32302760
0081 0087 F011	277	AI	PSW,PSW,'11',JAM	ADVANCE TO NEXT SET.	32302770
0082 0E40 0800	278	BF	C,PWRDWN1	BRANCH: STORE ANOTHER SET.	32302780
	279	*			32302790
0083 0E02 51D0	280	LINK	STM71	SAVE SCRATCHPADS.	32302800
	281	*			32302810
0084 0D92 5771	282	LINKT	FPP,STME.ENT,CYD&SWA	SAVE SPFP REGISTER SET	32302820
0085 0D92 5941	283	LINKT	FPP,STMD.ENT,CYD&SWA	SAVE DPFP REGISTER SET	32302830
	284	*			32302840
0086 006A 8003	285	POW LI	YDI,3	POW IS STEERED BY YDI	32302850
0087 0E00 0879	286	B	*,YDFF	POWER DOWN.	32302860
	288	*	*****		32302880
	289	*			32302890
	290	*	MACHINE MALFUNCTION STATUS WORD BITS		32302900
	291	*			32302910
	292	*	*****		32302920
	294	*	8000 0000	- POWER FAIL	32302940
	295	*	4000 0000	- POWER RESTORE	32302950
	296	*	2000 0000	- NON-CORRECTABLE ERROR, DATA FETCH	32302960
	297	*	1000 0000	- NON-CORRECTABLE ERROR, INSTRUCTION FETCH	32302970
	298	*	0800 0000	- NON-CORRECTABLE ERROR, AUTO-DRIVER CHANNEL	32302980
	299	*	0400 0000	- NON-CONFIGURED MEMORY, DATA FETCH	32302990
	300	*	0200 0000	- NON-CONFIGURED MEMORY, INSTRUCTION FETCH	32303000
	301	*	0100 0000	- NON-CONFIGURED MEMORY, AUTO-DRIVER CHANNEL	32303010
	302	*	0000 0002	- SHARED MEMORY POWER FAIL	32303020

OPERATION SUPPORT

	304	*	*****			32303040
	305	*				32303050
	306	*	MACHINE MALFUNCTION INTERRUPT			32303060
	307	*				32303070
	308	*	*****			32303080
	310	*			EARLY POWER FAIL INTERRUPT	32303100
	311	EPF	EQU *		ENTERED VIA IV0B	32303110
0000 0088	312		LI YDI,4		SET FCR YDFF RESET EPF	32303120
0088 006A 8004	313		LI MR3,'80',EXB		QUEUE PF REASON CODE	32303130
0089 0063 8480	314		BT EPF,EPF1		BRANCH: EPF	32303140
008A 0DA0 08D0	315	SMEPF	EQU *		SHARED MEMORY EARLY POWER FAIL	32303150
0000 008B	316		LI YDI,5		SET FCR YDFF 'RESET SMEPF'	32303160
008B 006A 8005	317		LI MR3,'02',EXH		QUEUE SMPF REASON CODE	32303170
008C 0063 8C02	318	EPF1	B TMMF,YDFF		RESET EPF OR SMEPF.	32303180
008D 0E00 0989						
	320	CHANMF	EQU *		MEMORY PARITY ERROR IN CHANNEL	32303200
0000 008E	321		LI MR3,'08',EXB		QUEUE REASON CODE	32303210
008E 0063 8408	322		B MEMMF1		TAKE PSW SWAP.	32303220
008F 0E00 0950						
	324	IFETCHE	EQU *		MPE ON INSTRUCTION FETCH	32303240
0000 0090	325	*			ENTERED VIA IV07 THROUGH ILEGF	32303250
0090 0E02 0FC0	326		LINK MINUSLEN		GET (LOC-LENGTH)	32303260
0091 0063 8410	327		LI MR3,'10',EXB		QUEUE REASON CODE	32303270
0092 0E00 0950	328		B MEMMF1		ATTEMPT SWAP.	32303280
	330	DFETCHE	EQU *		MPE ON DATA FETCH	32303300
0000 0093	331		LINK MINUSLEN		GET (LOC-LENGTH)	32303310
0093 0E02 0FC0	332	MEMMF	EQU *		FAULT ON SUPERVISORY DATA FETCH	32303320
0000 0094	333	*			ENTER HERE WHEN LOC NOT TO BE CHANGED	32303330
0094 0063 8420	334	*			FOR EXAMPLE, ON NEW PSW FAULT.	32303340
0095 0F10 098D	335		LI MR3,'20',EXB		QUEUE REASON CODE	32303350
0096 005B 8003	336	MEMMF1	BF MVF,TMMF,RFAULT		BRANCH: NOT NON-EXISTENT MEMORY	32303360
0097 0063 0E30	337		LI CNTR,3			32303370
	338		SRL MR3,MR3		SHIFT FAULT CODE RIGHT 3 PLACES	32303380
	340	TMMF	NI NULL,PSW,'20',EXB		TEST IF MMFINT ENABLED IN PSW	32303400
0098 002C F420	341		BF G+L,TWAIT,IVJE		BRANCH: NOT ENABLED. TEST WAIT BIT.	32303410
0099 0E1C 0110						
	343	MMFINT	L MR2,ZMAR		MEMORY FAULT ADDRESS	32303430
009A 0062 0060	344		L MAR,SR		TRUNCATE LM FAULT ADRS	32303440
009B 0065 00D0	345		L SR,MAR		.	32303450
009C 006E 0060	346		LI MAR,'20'		A(MMF OLD PSW)	32303460
009D 0066 8020	347		L MDR,PSW,RFAULT		(20-23) = OLD PSW	32303470
009E 0075 700D	348		L MDR,LOC,PW4+I4		(24-27) = OLD LOC	32303480
009F 6065 0044	349		L MDR,SR,PW4+I4		(2C-2F) = LM BLOCK START ADRS	32303490
00A0 6065 00D4	350		L NULL,NULL,I4			32303500
00A1 006C 0174	351		LI MAR,'38',PW4		A(MMF NEW PSW)	32303510
00A2 6066 8038	352		L NULL,NULL,PR4+I4		(38-3B) = NEW PSW	32303520
00A3 E06C 0174	353		L MRO,MDR,PR4+I4		(3C-3F) = NEW LOC	32303530
00A4 E060 0054						

## OPERATION SUPPORT

00A5	0064	0050	354	L	LOC,MDR		32303540
00A6	0065	0C30	355	EXH	MDR,MR3	(40-43) = MMSW	32303550
00A7	6065	0024	356	L	MDR,MR2,PW4+I4	(44-47) = MEMORY FAULT ADRS	32303560
00A8	606C	0170	357	L	NULL,NULL,PW4		32303570
00A9	00E7	0000	358	L	PSW,MR0,JAM	LOAD NEW PSW	32303580
00AA	5E90	0110	359	BF	MPE,TWAIT,ENACKL	BRANCH: SWAP OK (NO IVJE ALLOWED)	32303590
00AB	0064	8040	360	HARDSTOP	LI	LOC,'40'	32303600
00AC	5E00	401D	361	B	CONSER,ENACKL+RFAULT	DOUBLE FAULT; STOP MACHINE.	32303610
			363	*	*****		32303630
			364	*			32303640
			365	*	LOAD MULTIPLE (GEN REG) FAULT SUPPORT		32303650
			366	*			32303660
			367	*	*****		32303670
0000	00AD		369	LMFAULT	EQU *	FAULT IN LOAD MULTIPLE	32303690
00AD	003E	ED01	370	OI	SR,SR,'01',RRL	A(LM BLOCK), FORM 80XXXXXX	32303700
00AE	0CA0	0B10	371	BT	MAT,MAT1A	BRANCH: MAT ERROR	32303710
			373	*	*****		32303730
			374	*			32303740
			375	*	MEMORY ACCESS CONTROLLER INTERRUPT		32303750
			376	*			32303760
			377	*	*****		32303770
0000	00AF		379	MAT	EQU *	ENTERED VIA IV09	32303790
			380	*		OR FRM IV07 THROUGH ILEGF.	32303800
00AF	0EAO	0930	381	BF	MAT,DFETCHE	BRANCH: REALLY PARITY ERROR	32303810
00B0	006E	0170	382	L	SR,NULL	NOT SERVICING LM FAULT HERE -	32303820
00B1	0066	8090	383	MAT1A	LI	MAP,'90'	32303830
00B2	AE02	0FCD	384	LINK	MINUSLEN,PR2+RFAULT	RESET FAULT; GET (LOC-LENGTH).	32303840
00B3	0063	0060	385	L	MR3,ZMAR	MR3 = FAULT ADRS FROM ZMAR	32303850
00B4	0052	0850	386	LHL	MR2,MDR	FAULT CODE, MINUS 1	32303860
00B5	EE02	0C64	387	LINK	CONSWAP,PR4+I4	DO PSW SWAP	32303870
00B6	0008	2175	388	AINC	YD,MR2,NULL	R13 = FAULT CODE, FORM 000000XX	32303880
00B7	006C	0173	389	L	NULL,NULL,YDM1	POINT R12	32303890
00B8	0068	0033	390	L	YD,MR3,YDM1	R12 = FAULT ADDRESS, FORM 00XXXXXX	32303900
00B9	0066	00D0	391	L	MAR,SR	FLAG SET BY LMFAULT ?	32303910
00BA	0E0C	0110	392	BF	L,TWAIT,IVJE	BRANCH: NO.	32303920
00BB	0068	0060	393	L	YD,MAR	R11 = A(LM BLOCK START)	32303930
00BC	0E04	0110	394	B	TWAIT,IVJE	GO TEST WAIT BIT.	32303940

OPERATION SUPPORT

	396	*	*****		32303960
	397	*			32303970
	398	*	ILLEGAL INSTRUCTION INTERRUPT		32303980
	399	*			32303990
	400	*	*****		32304000
0000	00BD				
00BD	5CA0	0200	402	ILEGF EQU *	ENTERED VIA IVC7 ON D1-TIME ABORT
00BE	0C90	09C0	403	BT MAT,MAT1,ENACK	BRANCH: REALLY MAT ERROR
			404	BT MPE,IFETCHE	BRANCH: MPE OR NON-EXISTENT MEMORY;
			405	*	ON INSTRUCTION READ.
					32304020
					32304030
					32304040
					32304050
00BF	006C	0050	407	IIINTA L NULL,MDR	MEMORY WAS READING AT ABORT
00C0	5EA0	0C2D	408	BF MAT,IIINT,RFAULT+ENACK	BRANCH: NO MAT FAULT
00C1	A06C	017D	409	L NULL,NULL,PR2+RFAULT	RESET MAT FAULT
0000	00C2		410	IIINT EQU *	ENTER FROM EMULATION OR D1 VECTOR
00C2	0E02	0FC0	411	LINK MINUSLEN	GET (LOC-LENGTH)
00C3	0066	8030	412	IIINT1 LI MAR,'30'	ADRS OF ILLEGAL INSTP NEW PSW
00C4	EE02	0C64	413	LINK COMSWAP,PR4+I4	DO PSW SWAP
00C5	0E04	0110	414	B TWAIT,IVJE	GO TEST WAIT BIT.
					32304100
					32304110
					32304120
					32304130
					32304140
			416	* COMMON R14/R15 INTERRUPT PSW FETCH/SWAP ROUTINE	32304160
0000	00C6		418	COMSWAP EQU *	MEMORY NOW READING NEW PSW
00C6	0070	7001	419	L MRO,PSW,CYD&SWA	MRO = OLD PSW. POINT RO.
00C7	E061	0053	420	L MR1,MDR,PR4+YDM1	MR1 = NEW PSW. POINT R15.
00C8	006C	0050	421	L NULL,MDR	FORCE CLOCK STOP IF FAULT
00C9	00E7	0010	422	L PSW,MR1,JAM	LOAD NEW PSW
00CA	0068	0043	423	L YD,LOC,YDM1	R15 = OLD LOC
00CB	0054	0050	424	L LOC,MDR	LOAD NEW LOC
00CC	0068	0003	425	L YD,MRO,YDM1	R14 = OLD PSW
00CD	0E91	00E0	426	RETNF MPE	RETURN TO CALLER
00CE	5E00	0940	427	B MEMMF,ENACK	UNLESS SERVICE FAULT.
					32304200
					32304210
					32304220
					32304230
					32304240
					32304250
					32304260
					32304270
			432	ENDC	32304320

OPERATION SUPPORT

		434	*	*****			32304340
		435	*				32304350
		436	*	ARITHMETIC FAULT INTERRUPT			32304360
		437	*				32304370
		438	*	*****			32304380
00CF		440		ORG 'CF'	ALIGNS LINK ADDRESS		32304400
00CF	0E02 0D60	442	AFAULT0	LINK AFAULT	FIX POINT DIV-BY-0		32304420
00D0	0E02 0D60	443	AFAULT1	LINK AFAULT	FIX POINT QUOTIENT 0'FLOW		32304430
00D1	0C42 0D60	444	AFAULT2	LINKT C,AFAULT	BRANCH: FLOAT DIV-BY-0.		32304440
00D2	0E1A 0D40	445	AFAULT3	LINKF G+L,UFAULT	BRANCH: FLOAT EXP UNDERFLOW		32304450
00D3	0E02 0D60	446	AFAULT4	LINK AFAULT	FLOAT POINT EXP 0'FLOW		32304460
00D4	002C F410	448	UFAULT	NI NULL,PSW,'10',FXB	AFAULT ENABLED ?		32304480
00D5	DC18 0D60	449		BT G+L,AFAULT,IR	EXIT IF NO, ELSE:		32304490
0000	00D6	451	AFAULT	EQU *			32304510
00D6	006E 00E0	452		L SR,LR	SR = FAULT CODE + MORE		32304520
00D7	0E02 0FC0	453		LINK MINUSLEN	GET (LOC-LENGTH)		32304530
00D8	0066 8048	454		LI MAR,'48'	MAR = A(ARITH FAULT NEW PSW)		32304540
00D9	EE02 0C64	455		LINK COMSWAP,PR4+I4	DO PSW SWAP		32304550
00DA	006A 800F	456		LI YDI,15	POINT R15		32304560
00DE	0060 0080	457		L MRO,YD	MRO = A(FAULTED INSTRUCTION)		32304570
00DC	006A 800C	458		LI YDI,12			32304580
00DD	0008 00F2	459		A YD,MRO,LENGTH,YDP1	R12 = 'NEXT LOC'; POINT R13.		32304590
00DE	0028 E007	460		NI YD,SR,'07'	R13 = FAULT CODE		32304600
00DF	0E04 0110	461		B TWAIT,IVJE	GO TEST WAIT BIT		32304610
		463	*	PRIVILEGED SYSTEM FUNCTION TABLE			32304630
00F0		465		ORG 'E0'	ALIGNS TABLE MODULO 16		32304650
0000	00E0	466	PSFTAB	EQU *	PRIVILEGED SYSTEM FUNCTION VECTORS		32304660
00E0	0E00 4EA0	467		B REL	CODE 0		32304670
00E1	EE00 4E90	468	LPSTD	B LSTD1,PR4	CODE 1		32304680
00E2	EE00 4E92	469	LSSTD	B LSTD1,YDP1+PR4	CODE 2		32304690
00E3	0E00 4EE3	470		B STPS,YDM1	CODE 3		32304700
00E4	FE00 4FD4	471		B LDPS,DR4+I4	CODE 4		32304710
00E5	0E00 5120	472		B ISSV	CODE 5		32304720
00E6	FE00 5164	473		B ISRST,DR4+I4	CODE 6		32304730
00E7	0065 0480	474	XSTB	EXB MDR,YD	CODE 7		32304740
00E8	4E00 0130	475		B EXIT,TEL	STORE BYTE, NO ECC; GO EXIT.		32304750
		480		ENDC			32304800

OPERATION SUPPORT

	482	*	*****			32304820
	483	*				32304830
	484	*	DATA FORMAT FAULT			32304840
	485	*				32304850
	486	*	*****			32304860
00E9	488		ORG 'E9'		ALIGNS LINKS	32304880
00E9	490	FORFAUL2	LINK SPECFAUL		INVALID SIGN DIGIT, PACKED DATA	32304900
00EA	491	FORFAUL3	LINK SPECFAUL		INVALID DATA DIGIT, PACKED DATA	32304910
00EB	492		DC FREEWORD		RESERVED CODE	32304920
00EC	493		DC FREEWORD		RESERVED CODE	32304930
00ED	494	FORFAUL6	LINK FORFAUL		FULLWORD ALIGNMENT FAULT	32304940
	495	*			NOTE - ALL ALIGN FAULTS TREATED AS	32304950
	496	*			FULLWORD ALIGN FAULTS BY PROCESSOR.	32304960
0000	498	ALIGN	EQU *		ENTERED VIA IV08	32304980
00EE	499		LINK MINUSLEN,RFAULT		GET (LOC-LENGTH), RESET ALIGN FAULT	32304990
00EF	500		L MR3,ZMAR		MEMORY ADDRESS ON FAULT	32305000
00F0	501		LI MAR,'C8'		WILL READ FROM ALIGN NEW PSW	32305010
00F1	502		B FORFAUL6,PR2+RFAULT		RESET ANY MAT FAULT QUEUED,	32305020
	503	*			GO PICK UP FAULT CODE.	32305030
0000	505	SPECFAUL	EQU *		EMULATED FAULTS ONLY, HERE	32305050
00F2	506		L MRO,LENGTH			32305060
00F3	507		S LOC,MRO,LOC		POINT TO FAULTED INSTRUCTION	32305070
0000	509	FORFAULT	EQU *		COMMON ROUTINE	32305090
00F4	510		L SR,LR		SAVE LINK	32305100
00F5	511		LI MAR,'C8'		A(FAULT NEW PSW)	32305110
00F6	512		LINK COMSWAP,PR4+I4		DO PSW SWAP	32305120
00F7	513		NI YD,SR,'07'		R13 = FAULT CODE	32305130
00F8	514		SI NULL,YD,5		ALIGNMENT FAULT ?	32305140
00F9	515		BF C,TWAIT,IVJE+YDM1		BRANCH: NO. POINT R12.	32305150
	516	*			IF CODE 6 OR 7,	32305160
00FA	517		L YD,MR3		R12 = FAULT ADDRESS FROM ZMAR	32305170
00FB	518		B TWAIT,IVJE		GO TEST WAIT BIT	32305180
0000	520	MINUSLEN	EQU *		SUBTRACTS LENGTH FROM LOC, INTERRUPT	32305200
00FC	521		L NULL,MDR,ENACKL		CLOCK STOP FOR MAT FAULT SERVICE	32305210
00FD	522		L NULL,YSI		ENSURE XOP FOR RXXR UNLOADED	32305220
00FE	523		L MRO,LENGTH		GET INSTRUCTION LENGTH	32305230
00FF	524		S LOC,MRO,LOC		DECREMENT LOC BY LENGTH	32305240
0100	525		RETN		RETURN TO CALLER	32305250



## OPERATION SUPPORT

527	*	*****			32305270
528	*				32305280
529	*		L O A D E R	S T O R A G E	32305290
530	*		U N I T	S U P P O R T	32305300
531	*	*****			32305310
0000 0101	533	TLSU	EQU *	TEST LSU PRESENT, ENABLED	32305330
0101 5D08 1060	534		BT HW,BOOT,ENACKL	BRANCH: ON-BOARD LSU ENABLED.	32305340
0102 006A 8005	535		LI YDI,5	LSU ADDRESS	32305350
0103 006D 00A4	536		ADRS YDI	ADDRESS IT	32305360
0104 006F 00C2	537		SS FLR	TEST FOR FALSE SYNC	32305370
0105 0C21 00E0	538		RETNT V	RETURN IF V FLAG (NO LSU).	32305380
	540	*	LSU REQUIRES THAT START AND END ADDRESSES OF LOAD MODULE		32305400
	541	*	REFLECT HALFWORD ALIGNMENT OF DATA.		32305410
0000 0106	543	BOOT	EQU *	LSU HAS BEEN ADDRESSED.	32305430
0106 0E02 118D	544		LINK RDHALF,RFAULT	READ PSW HALFWORD	32305440
0107 0062 0850	545		LHL MR2,MDR	NEW PSW	32305450
0108 0E02 1180	546		LINK RDHALF	READ LOC HALFWORD	32305460
0109 0064 0850	547		LHL LOC,MDR	NEW LOC	32305470
010A 0E02 1180	548		LINK RDHALF	READ LOAD START ADRS HALFWORD	32305480
010B 0066 0850	549		LHL MAR,MDR	START ADDRESS (MUST BE ALIGNED)	32305490
010C 0E02 1180	550		LINK RDHALF	READ LOAD END ADRS HALFWORD	32305500
010D 0060 0850	551		LHL MRO,MDR	END ADDRESS (MUST BE ODD)	32305510
010E 001C 0060	552		S NULL,MRO,MAR	TEST (START LESS END)	32305520
010F 0C10 0770	553		BT G,COLD.5	BRANCH: ADDRESS ERROR. END < START.	32305530
0110 0061 8002	554		LI MR1,2	CONSTANT	32305540
	555	*			32305550
0111 0E02 1180	556	LOADLOOP	LINK RDHALF	GET HALFWORD OF LSU DATA	32305560
0112 2006 1060	557		A MAR,MR1,MAR,PW2	STORE; ADVANCE MAR BY 2	32305570
0113 001C 0060	558		S NULL,MRO,MAR	DONE ?	32305580
0114 0C40 1110	559		BT C,LOADLOOP	BRANCH: NOT DONE.	32305590
0115 00E7 0020	560		L PSW,MR2,JAM	LOAD NEW PSW AND CC	32305600
0116 0E90 098E	561		BF MPE,TMMF,RCATN	BRANCH: LOAD SUCCESSFUL.	32305610
	562	*		TURN OFF FAULT LAMP.	32305620
0117 5E00 077D	563		B COLD.5,RFAULT+ENACKL	BRANCH: UNSUCCESSFUL BOOT.	32305630
	565	*	ROUTINE READS ONE HALFWORD FROM THE LSU		32305650
0118 0065 00C1	566	RDHALF	RD MDR	MS BYTE	32305660
0119 0D09 00E0	567		RETNT HW	BRANCH: GOT A HALFWORD.	32305670
011A 006E 0450	568		EXB SR,MDR	ELSE, SWAP BYTE TO B16:23	32305680
011B 0065 00C1	569		RD MDR	INPUT LS BYTE	32305690
011C 0035 6050	570		O MDR,SR,MDR	FORM A HALFWORD	32305700
011D 0E01 00E0	571		RETNT	AND RETURN.	32305710

STATUS SWITCHING AND I/O SUPPORT

0000 011E	574	EPSR	EQU	*	ENTERED VIA DROM1	* 95 *	32305740
011E 0078 7000	575		L	YD,PSW	COPY PSW STATUS TO YD;		32305750
011F 0857 0090	576		L	PSW,YS,JAM+D2	LOAD NEW PSW & CC,		32305760
	577	*			VECTOR TO QTEST1.		32305770
0000 0120	579	LPSWR	EQU	*	ENTERED VIA DROM1	* 18 *	32305790
0120 006C 00BF	580		L	NULL,YSI,LYSI	INCREMENT YSI BY 1		32305800
0121 0864 0090	581		L	LOC,YS,D2	LOAD NEW LOC FROM USER R2+1,		32305810
	582	*			VECTOR TO QTEST.		32305820
0000 0122	584	LPSW	EQU	*	ENTERED VIA DROM1	* C2 *	32305840
0122 F06C 0174	585		L	NULL,NULL,DR4+I4	FETCH NEW PSW STATUS		32305850
0123 F06E 0050	586		L	SR,MDR,DR4	SR = NEW PSW; FETCH LOC		32305860
0124 0054 0050	587		L	LCC,MDR	WON'T LOAD IF FAULT -		32305870
0125 DEB0 1260	588		BF	MAT+MPE,**+1,IR	TAKE INTERRUPT IF FAULT, ELSE		32305880
	590	*			ENTERED VIA DROM2 FROM EPSR, LPSWR		32305900
	591	*			OR BY BRANCH FROM LDPS (OPCODE DF4)		32305910
	592	*					32305920
0126 00E7 00D0	593	QTEST	L	PSW,SR,JAM	LOAD NEW PSW & CC		32305930
0127 002C F402	594	QTEST1	NI	NULL,PSW,'02',FX5	IS QUEUE SERVICE INTPT ENABLED ?		32305940
0128 0E1C 0110	595		BF	G+L,TWAIT,IVJE	EXIT IF NO.		32305950
0129 0066 8080	596		LI	MAR,'80'	A(SYSTEM QUEUE POINTER)		32305960
012A E06C 0170	597		L	NULL,NULL,PR4	FETCH PCINTER		32305970
012B 0066 0050	598		L	MAR,MDR	AND READ SYSTEM QUEUE HEADER:		32305980
012C E06E 0060	599		L	SR,MAR,PR4	SR = A(QUEUE), TRUNCATED AS REQ'D.		32305990
012D 0066 808C	600		LI	MAR,'8C'	A(SYSQ INTERRUPT NEW LOC)		32306000
012E 005C 0850	601		LHL	NULL,MDR	HAVE ANY ENTRIES BEEN USED ?		32306010
012F 5C90 0940	602		BT	MPE,HEMMF,ENACK	BRANCH: QUEUE TEST FAULTED.		32306020
0130 0E1C 0110	603		BF	G+L,TWAIT,IVJE	EXIT IF NO.		32306030
	605	*			*****		32306050
	606	*					32306060
	607	*			SYSTEM QUEUE SERVICE INTERRUPT		32306070
	608	*					32306080
	609	*			*****		32306090
0131 E066 8088	611	SYSQINT	LI	MAR,'88',PR4	READ NEW LOC		32306110
0132 0070 7001	612		L	MRO,PSW,CYD&SWA	PSW JUST LOADED		32306120
0133 E063 0053	613		L	MR3,MDR,YDM1+PR4	MR3 = NEW LOC; FETCH NEW PSW		32306130
	615	*			THIS CODE SHARED BY SVC,EPSR,LPSWR,LPSW,LDPS		32306150
	616	*					32306160
0000 0134	617	CONSWAP2	EQU	*	ENTERED WITH YDI = 15		32306170
0134 00E7 0050	618		L	PSW,MDR,JAM	SELECT NEW PSW		32306180
0135 0068 0043	619		L	YD,LOC,YDM1	R15 = OLD LOC		32306190
0136 0068 0003	620		L	YD,MRO,YDM1	R14 = OLD PSW		32306200
0137 0068 00D0	621		L	YD,SR	R13 = SYSTEM QUEUE POINTER		32306210

## STATUS SWITCHING AND I/C SUPPORT

		622	*		(OR SVC PARAM BLK ADDRESS)	32306220	
013E	0064	0030		L	LOC,MR3	32306230	
0139	0E94	0110		BF	MPE,TWAIT,IVJE	32306240	
013A	5E00	0940		B	MEMMF,ENACK	32306250	
		623			NEW LOC		
		624			TEST WAIT BIT, UNLESS SWAP FAULTED.		
		625			FAULTED PSW FETCH		
		627	*	*****		32306270	
		628	*			32306280	
		629	*	SUPERVISOR CALL (SVC) INTERRUPT		32306290	
		630	*			32306300	
		631	*	*****		32306310	
0000	013B	633	SVC	EQU	*	ENTERED VIA DROM1 * E1 * 32306330	
013E	006E	0050		L	SR,MAR	SR = TRUNCATED ADDRESS 32306340	
013C	0061	0AA1		SLL	MR1,YDI,CYD&SWA	MR1 = INDEX INTO SVC VECTOR TABLE 32306350	
013D	0006	909C		AI	MAR,MR1,'9C'	READ VECTOR, 32306360	
013E	A056	8098		LI	MAR,'98',PR2	ADDRESS OF SVC NEW PSW 32306370	
013F	0070	7003		L	MRO,PSW,YDM1	OLD PSW 32306380	
0140	E863	0850		LHL	MR3,MDR,PR4+D2	NEW LOC FROM SVC TABLE 32306390	
		640	*		VECTOR TO COMSWAP2 PSW SWAP.	32306400	
		642	*	*****		32306420	
		643	*			32306430	
		644	*	SIMULATED IMMEDIATE INTERRUPT (SINT)		32306440	
		645	*			32306450	
		646	*	*****		32306460	
0000	0141	648	SINT	EQU	*	ENTERED VIA DROM1 * E2 * 32306480	
0141	0020	E4FC		NI	MRO,SR,'FC',EXB	GET 10-BIT DEVICE ADDRESS 32306490	
0142	004E	98D0		X	SR,MRO,SR,LHL	32306500	
0143	0061	9AAC		SLL	MR1,YDI,DWSHFT	TIMES 2; TEST YDI FIELD. 32306510	
0144	0E18	1490		BF	G+L,SINT.1	BRANCH: ASSUME LEVEL 0. 32306520	
0145	006A	0A80		SLL	YDI,YD	MAX LEVEL = 3; MOVE TO REG SEL FIELD 32306530	
0146	006A	9AA0		SLL	YDI,YDI	32306540	
0147	0061	9AA0		SLL	MR1,YDI	32306550	
0148	0061	0A10		SLL	MR1,MR1	32306560	
0149	0072	7001		SINT.1	L	MR2,PSW,CYD&SWA	SAVE CURRENT PSW 32306570
014A	08B7	9428		OI	PSW,MR1,'28',EXB+JAM+D2	PSW = '000028N0' 32306580	
		659	*		VECTOR TO IOINT1.	32306590	

## STATUS SWITCHING AND I/O SUPPORT

		661	*	*****			32306610
		662	*				32306620
		663	*	I/O (IMMEDIATE) INTERRUPT			32306630
		664	*				32306640
		665	*	*****			32306650
014B	0061 8020	667	LEVEL2	LI MR1,'20'	I/O INTERRUPT, ATN2		32306670
014C	0E00 1500	668		B IOINT			32306680
014D	0061 8010	670	LEVEL1	LI MR1,'10'	I/O INTERRUPT, ATN1		32306700
014E	0E00 1500	671		B IOINT			32306710
014F	0061 0170	673	LEVEL0	L MR1,NULL	I/O INTERRUPT, ATN0		32306730
0150	0072 7001	675	IOINT	L MR2,PSW,CYD&SWA	SAVE OLD PSW STATUS, POINT RO		32306750
0151	0087 9428	676		OI PSW,MR1,'28',EXB+JAM	PSW = '000028NO'		32306760
0152	006E 0AC4	677	ACK	SR,SLL	MRO = INTERRUPT DEVICE ADDRESS*2		32306770
0153	006D 0ED4	678	IOINT1	ADRS SR,SRL	ADDRESS THE DEVICE		32306780
0154	0006 E0D0	679		AI MAR,SR,'DO'	MAR = (2*DEV ADRS)+'DO'		32306790
0155	B068 0022	680		L YD,MR2,YDP1+DR2	USER RO GETS OLD PSW;		32306800
0156	0068 0042	681		L YD,LOC,YDP1	. R1 GETS CLD LOC		32306810
0157	0068 0ED2	682	SRL	YD,SR,YDP1	. R2 GETS DEVICE ADDRESS		32306820
0158	0068 00C2	683	SS	YD	. R3 GETS STATUS		32306830
0159	0068 0080	684	L	YD,YD	MAKE BOTH STACKS SAME *R01 1/82*		32306840
015A	0064 0850	685	LHL	LOC,MDR	LOAD I.S.P. TABLE ENTRY;		32306850
015B	5C90 0940	686	BT	MPE,MEMMF,ENACLK	BRANCH: SWAP FAULTED.		32306860
015C	006C 0E50	687	SRL	NULL,MDR	IF ENTRY ODD,		32306870
015D	0C40 15F0	688	BT	C,CHANEL	ENTER AUTO-DRIVER CHANNEL;		32306880
015E	DOEF 0080	689	L	FLR,YD,IR+JAM	ELSE, CC GETS DEVICE STATUS; EXIT.		32306890
		690	*		IF MPE BEFORE ENTERING CHANEL,		32306900
		691	*		ERROR EXIT IS HERE.		32306910

AUTO DRIVER CHANNEL

		693	*	*****				32306930
		694	*					32306940
		695	*	AUTO-DRIVER CHANNEL SUPPORT				32306950
		696	*					32306960
		697	*	*****				32306970
0000	0080	699	EBIT	EQU	'80'	EXECUTE BIT		32306990
0000	0020	700	SBIT	EQU	'20'	CRC CHECK TYPE: 0=CRC16; 1 = SDLC		32307000
0000	0010	701	CBIT	EQU	'10'	CHECK TYPE: 0 = LRC; 1 = CRC		32307010
0000	0008	702	BBIT	EQU	'08'	BUFFER SWITCH BIT		32307020
0000	0004	703	RWBIT	EQU	'04'	READ/WRITE (0/1)		32307030
0000	0002	704	TBIT	EQU	'02'	TRANSLATE = 1		32307040
0000	0001	705	FBIT	EQU	'01'	FAST MODE = 1		32307050
015F	0066 0842	707	CHANEL	LHL	MAR,LOC,YDP1	FETCH CHANNEL COMMAND WORD		32307070
0160	E068 0040	708		L	YD,LOC,PR4	R4 = A(CCB), FORCED EVEN		32307080
0161	006C 00AF	709		L	NULL,YDI,LYSI	SELECT R4 AS YS		32307090
0162	0062 0C54	710		EXH	MR2,MDR,I4	MR2 = CCW = CHANNEL COMMAND WORD		32307100
0163	00AC A080	711		NI	NULL,MR2,EBIT,JAM	TEST EXECUTE BIT:		32307110
0164	0E18 1833	712		BF	G+L,EXSUB0,YDM1	BRANCH: NO EXECUTE, ABORT.		32307120
		713	*					32307130
0165	00AC 4420	714		N	NULL,YD,MR2,EXB+JAM	TEST STATUS (R3) AGAINST MASK:		32307140
		715	*			(ASSUMES 8-BIT STATUS RETURNED)		32307150
0166	0C18 1852	716		BT	G+L,EXSUB1,YDP1	BRANCH; BAD STATUS ABORT. POINT R4.		32307160
		717	*					32307170
0167	002C A001	718		NI	NULL,MR2,FBIT	TEST FAST MODE BIT:		32307180
0168	0E18 1880	719		BF	G+L,NORMAL	BRANCH: NOT FAST MODE		32307190
0169	E061 0550	721	FASTMODE	EXT	MR1,MDR,PR4	MR1 = BUFO BYTE COUNT		32307210
		722	*			FETCH BUFO END ADDRESS.		32307220
016A	0C10 17E1	723		BT	G,EXAUTO,CYD&SWA	BRANCH: EXIT ON POSITIVE COUNT		32307230
		724	*					32307240
		725	*		NOTE: HALFWORD DATA MUST BE ALIGNED !			32307250
016B	0006 1050	726		A	MAR,MR1,MDR	ADDRESS DATA BYTE/HALFWORD		32307260
016C	002C A004	727		NI	NULL,MR2,RWBIT	TEST R/W BIT:		32307270
016D	0C18 1752	728		BT	G+L,OUTPUT,YDP1	BRANCH: R/W=1=WRITE; INCREMENT IS 1.		32307280
016E	0D08 1710	729		BT	HW,HWINP	BRANCH: HALFWORD DEVICE.		32307290
016F	0065 04C1	730		RD	MDR,EXB	INPUT DATA, WRITE TO MEMORY.		32307300
0170	1E00 1770	731		B	COMMON,DW1			32307310
		732	*					32307320
0171	0065 00C1	733		HWINP	RD MDR	INPUT HALFWORD		32307330
0172	2E00 1772	734		B	COMMON,PW2+YDP1	WRITE TO MEMORY; INCREMENT IS 2.		32307340
		735	*					32307350
0173	006D 0051	736		HWOUTP	WD MDR	OUTPUT HALFWORD		32307360
0174	0E00 1772	737		B	COMMON,YDP1	INCREMENT IS 2.		32307370
		738	*					32307380
0175	AD08 1730	739		OUTPUT	BT HW,HWOUTP,PR2	BRANCH: HALFWORD DEVICE.		32307390
0176	006D 0451	740		WD	MDR,EXB	OUTPUT DATA		32307400

## AUTO DRIVER CHANNEL

0177	0006 D002	742	COMMON	AI	MAR,YS,2	ADDRESS BUFFER 0 BYTE COUNT	32307420
0178	0005 10A1	743		A	MDR,MR1,YDI,CYD&SWA	INCREMENT COUNT (MR1) BY 1 OR 2	32307430
0179	2E10 17F2	744		BF	G,EXAUTO2,PW2+YDP1	BRANCH: NORMAL EXIT. POINT R1.	32307440
		746	* EXIT TO SUBROUTINE AT BUFFER END (BYTE COUNT POSITIVE):				32307460
		747	*				32307470
017A	0006 D014	748	EXSUB2	AI	MAR,YS,20	FETCH SUBROUTINE ADDRESS	32307480
017B	A0EF 8002	749		LI	FLR,'02',JAN+PR2	CC = 2	32307490
017C	0064 0850	751	EXSUB	LHL	LOC,MDR	SUBROUTINE ADDRESS	32307510
017D	DC90 1820	752		BT	MPE,EXAUTMMF,IR	BRANCH: FAULT IN CHANNEL. ELSE, EXIT.	32307520
		754	* NORMAL EXIT FROM AUTO-DRIVER CHANNEL				32307540
		755	*				32307550
017E	006C 0052	756	EXAUTO	L	NULL,MDR,YDP1	MEMORY WAS READING ? POINT R1.	32307560
017F	0064 0083	757	EXAUTO2	L	ICC,YD,YDM1	RESTORE ENTRY LOC, POINT R0.	32307570
0180	00E7 0080	758		L	PSW,YD,JAM	RESTORE ENTRY PSW	32307580
0181	0E90 0110	759		BF	MPE,TWAIT	TEST WAIT (NO IVJE ALLOWED)	32307590
0182	5E00 08E0	760	EXAUTMMF	B	CHANMMF,ENACLK	BRANCH: FAULT IN CHANNEL	32307600
		762	* UNCONDITIONAL EXIT TO SUBROUTINE (EXECUTE BIT = 0)				32307620
		763	*				32307630
0183	0006 D014	764	EXSUB0	AI	MAR,YS,20	FETCH SUBROUTINE ADDRESS	32307640
0184	AE00 17C0	765		B	EXSUP,PR2	AND GC EXIT.	32307650
		767	* EXIT TO SUBROUTINE ON STATUS ERROR:				32307670
		768	*				32307680
0185	0006 D014	769	EXSUB1	AI	MAR,YS,20	FETCH SUBROUTINE ADDRESS	32307690
0186	A0EF 8001	770		LI	FLR,'01',JAM+PR2	CC = 1	32307700
0187	0E00 17C0	771		B	EXSUB		32307710

AUTO DRIVER CHANNEL

		773	*	MR1 = BUFFER BYTE COUNT	MR2 = COPY OF COMMAND WORD	32307730
		774	*	MR0 = WORK REGISTER	MR3 = BYTE/TRANSLATED BYTE	32307740
		775	*	R4 = ADDRESS OF COMMAND BLOCK	LOC = ADDRESS OF BYTE COUNT	32307750
		776	*	S2 = BYTE ADDRESS		32307760
		777	*			32307770
0188	0021 A008	778	NORMAL	NI MR1,MR2,BBIT	GET 0 OR 8	32307780
0189	0006 5010	779		A MAR,YS,MR1	ADDRESS BYTE COUNT @ +2 OR +10	32307790
018A	E064 0064	780		L LOC,MAR,PR4+I4	LOC = A(BUFFER BYTE COUNT) - 2	32307800
018B	E061 0550	781		EXT MR1,MDR,PR4	MR1 = BUFFER BYTE COUNT	32307810
		782	*		FETCH BUFFER END ADRS.	32307820
018C	0C10 17E1	783		BT G,EXAUTO,CYD&SWA	BRANCH: BYTE COUNT POSITIVE.	32307830
018D	0006 1050	784		A MAR,MR1,MDR	ADDRESS CURRENT BYTE .	32307840
		785	*			32307850
		786	*	NOTE: IN NON-FAST MODE, ONLY BYTE TRANSFERS ARE ALLOWED.		32307860
		787	*			32307870
018E	002C A004	788		NI NULL,MR2,RWBIT	TEST R/W BIT:	32307880
018F	0C18 1970	789		BT G+L,NFWRIT	BRANCH: R/W = 1 = WRITE.	32307890
0190	0063 00C1	790	NFREAD	RD MR3	MR3 = DATA BYTE INPUT (RAW)	32307900
0191	0020 30FF	791		NI MR0,MR3,'FF'	KEEP A COPY	32307910
0192	002C A002	792		NI NULL,MR2,TBIT	TRANSLATION REQ'D ?	32307920
0193	0C1A 1BA0	793		LINKT G+L,RTRANSL	BRANCH: YES.	32307930
0194	0055 0430	794		EXB MDR,MR3	WRITE BYTE TO MEMORY	32307940
0195	1063 0000	795		L MR3,MR0,DW1	TRANSFERRED BYTE IN MR3; WRITE IT.	32307950
0196	0E00 19C0	796		B REDCHK	DO CHKSUM.	32307960
0197	A063 80FF	798	NFWRIT	LI MR3,'FF',PR2	MASK; FETCH DATA.	32307980
0198	0023 3450	799		N MR3,MR3,MDR,EXB	MR3 = DATA BYTE TO OUTPUT (RAW)	32307990
0199	002C A002	800		NI NULL,MR2,TBIT	TRANSLATION REQ'D ?	32308000
019A	0C1A 1BB0	801		LINKT G+L,TRANSL	IF YES, DO IT.	32308010
019B	006D 0031	802		WD MR3	OUTPUT DATA BYTE	32308020
		804	*	THE ACTUAL BYTE TRANSFERRED IS FIGURED IN THE CHECKSUM.		32308040
		805	*			32308050
019C	0006 D008	806	REDCHK	AI MAR,YS,8	ADDRESS CHECKWORD	32308060
019D	A020 A030	807		NI MR0,MR2,CBIT+SBIT,PR2	CRC REQUIRED ?	32308070
019E	0C18 1AB0	808		BT G+L,CRCK	BRANCH: YES.	32308080
		809	*			32308090
019F	0023 30FF	810	LRCK	NI MR3,MR3,'FF'	FORCE TO 8-BIT DATA BYTE	32308100
01A0	0045 3050	811		X MDR,MR3,MDR	EXCLUSIVE-OR CHECKSUM	32308110
01A1	0E00 1B30	812		B COMMON2	GO UPDATE CHECKWORD, BYTE COUNT	32308120
01A2	0060 84A0	814	CRCKA	LI MR0,'A0',EXB		32308140
01A3	003E 8001	815		OI SR,MR0,1	(SR) = 'A001'	32308150
01A4	0023 30FF	816		NI MR3,MR3,'FF'	FORCE DATA TO 8-BITS	32308160
01A5	0045 3851	817		X MDR,MR3,MDR,LHL+CYD&SWA	XOR-IN RESIDUAL	32308170
01A6	0065 0E50	818	CRCKB	SRL MDR,MDR	SHIFT	32308180
01A7	0E40 1A92	819		BF C,CRCKC,YDP1	8 PASSES	32308190
01A8	0045 6050	820		X MDR,SR,MDR	XOR-IN FEEDBACK ON CARRY	32308200
01A9	0F88 1A62	821	CRCKC	BF YDC,CRCKB,YDP1	BRANCH: CONTINUE UNTIL YDCARRY	32308210
01AA	0E00 1B30	822		B COMMON2	GO UPDATE CHECKWORD, BYTE COUNT.	32308220

## AUTO DRIVER CHANNEL

01AB	0FC0	1A20	824	CRCK	BF	COMM,CRCKA	BRANCH: NO COMM ASSIST	32308240
01AC	0020	8020	825		NI	MRO,MRO,SBIT	SDLC REQ'D ?	32308250
01AD	0E18	1AF0	826		BF	G+L,CRCK1	BRANCH: CRC16	32308260
01AE	0060	9001	827		LI	MRO,1	SDLC CODE	32308270
01AF	006C	0008	828	CRCK1	L	NULL,MRO,COMM	CODE TO COMM ASSIST UNIT	32308280
01B0	006C	0058	829		L	NULL,MDR,COMM	OLD RESIDUAL	32308290
01B1	006C	0038	830		L	NULL,MR3,COMM	NEW DATA	32308300
01B2	0055	00CC	831		ACKO	MDR	NEW RESIDUAL	32308310
01B3	2060	0041	833	COMMON2	L	MRO,LCC,CYD&SWA+PW2	A(BUFFER BYTE COUNT) - 2;	32308330
			834	*			UPDATE CHECKWORD, POINT FO.	32308340
01B4	0006	8002	835		AI	MAR,MRO,2	MAR = A(BYTE COUNT)	32308350
01B5	0005	9001	836		AI	MDR,MR1,1	INCREMENT BYTE COUNT	32308360
01B6	2E10	17F2	837		BF	G,EXAUTO2,PW2+YDP1	BRANCH: NOT YET POSITIVE; POINT R1	32308370
			839	*			* POSITIVE BYTE COUNT	32308390
			840	*				32308400
01B7	0045	A008	841	BUFSW	XI	MDR,MR2,EBIT	COMPLEMENT BUFFER BIT	32308410
01B8	0066	0090	842		L	MAR,YS	RESTORE CCW	32308420
01B9	2E00	17A0	843		B	EXSUB2,PW2	EXIT TO SUBROUTINE WITH CC = 2	32308430
			845	*			* TRANSLATE THE BYTE	32308450
			846	*				32308460
01BA	005E	0060	847	RTRANSL	L	SR,MAR	ADDRESS OF CURRENT BYTE	32308470
01BB	0006	D010	848	TRANSL	AI	MAR,YS,16	POINT TO TRANSLATION TABLE ADPS	32308480
01BC	E063	0A31	849		SLL	MR3,MR3,PR4+CYD&SWA	FETCH ADDRESS, DOUBLE DATA BYTE	32308490
01BD	0023	BAFF	850		NI	MR3,MR3,'FF',SLL	LIMIT 8-BIT BYTE	32308500
01BE	0005	3052	851		A	MAR,MR3,MDR,YDP1	ADD INDEX TO BASE	32308510
01BF	A060	0E32	852		SRL	MRO,MR3,PR2+YDP1	MRO = 8-BIT BYTE; FETCH ENTRY.	32308520
01C0	0066	00D0	853		L	MAR,SR	RE-ADDRESS CURRENT BYTE	32308530
01C1	0063	0552	854		EXT	MR3,MDR,YDP1	IS ENTRY NEGATIVE ?	32308540
01C2	0C09	00E0	855		RETNT	L	IF YES, RETURN WITH BYTE IN MR3.	32308550
01C3	0064	0A30	856		SLL	LOC,MR3	LOAD NEW LOC,	32308560
01C4	0068	0000	857		L	YD,MRO	R3 GETS UNTRANSLATED CHARACTER	32308570
01C5	DC90	1820	858		BT	MPE,EXAUTHMF,IR	BRANCH: FAULT IN CHANNEL ELSE EXIT	32308580
			859	*			WITH CC = 0.	32308590



## INPUT/OUTPUT INSTRUCTIONS

01C6	B05C 0170	861	RXIO	L	NULL, NULL, DR2	READ ADDRESSED BYTE OR HALFWORD	32308610
01C7	086D 0084	862	RRIO	ADRS	YD, DR2	ADDRESS THE DEVICE,	32308620
		863	*			VECTOR VIA DROM2.	32308630
0000	01C8	865	OC	ECU	*	ENTERED VIA DROM2 (RXIO)	* DE 32308650
01C8	005E 0450	866		EXB	SR, MDR	GET COMMAND BYTE.	32308660
0000	01C9	867	OCR	ECU	*	ENTERED VIA DROM2 (RRIO)	* 9E 32308670
01C9	00ED 00D2	868		OC	SR, JAM	COMMAND TO ADDRESSED DEVICE	32308680
01CA	006B 8003	869	AL.300	LI	CNTR, 3	(COMMON EXIT FOR AL WITH SELCH)	32308690
01CB	005C 0170	870		L	NULL, NULL		32308700
01CC	D06C 0170	871		L	NULL, NULL, IR	DELAY FOR 1 USEC.	32308710
0000	01CD	873	SS	ECU	*	ENTERED VIA DROM2 (RRIO)	* DD 32308730
01CD	0065 04C2	874		SS	MDR, EXB	SENSE STATUS	32308740
01CE	10EF 0450	875		EXB	FLR, MDR, DW1+JAM	STORE IT, UPDATE CC	32308750
01CF	D06C 0170	876		L	NULL, NULL, IR	EXIT.	32308760
0000	01D0	878	SSR	ECU	*	ENTERED VIA DROM2 (RRIO)	* 9D 32308780
01D0	0069 00C2	879		SS	YS	SENSE DEVICE STATUS	32308790
01D1	0069 0090	880		L	YS, YS	MAKE BOTH STACKS SAME *R01 1/82*	32308800
01D2	D0EF 0090	881		L	FLR, YS, IR+JAM	SET CC, EXIT.	32308810
0000	01D3	883	RH	ECU	*	ENTERED VIA DROM2 (RRIO)	* D9 32308830
01D3	00E5 00C1	884		RD	MDR, JAM	INPUT DATA, SET CC	32308840
01D4	3D08 0130	885		BT	HW, EXIT, DW2	BRANCH: HALFWORD DEVICE.	32308850
01D5	0060 0050	886		L	MRO, MDR	DATA, FORM 000000XX	32308860
01D6	00E5 00C1	887		RD	MDR, JAM	DATA, FORM 000000YY	32308870
01D7	0065 0400	888		EXB	MDR, MRO	COMBINE, FORM 0000XXYY	32308880
01D8	3E00 0130	889		B	EXIT, DW2	STORE; GO EXIT.	32308890
0000	01D9	891	RHR	ECU	*	ENTERED VIA DROM2 (RRIO)	* 99 32308910
01D9	00E9 00C1	892		RD	YS, JAM	INPUT DATA, SET CC	32308920
01DA	DF08 1DB0	893		BT	HW, RHR, IR	BRANCH: BYTE-ORIENTED DEVICE	32308930
01DB	0060 00C1	894	RHR	RD	MRO	INPUT LS DATA BYTE	32308940
01DC	D039 0490	895		O	YS, MRO, YS, EXB+IR	APPEND LOW BYTE, EXIT.	32308950
0000	01DD	897	WH	ECU	*	ENTERED VIA DROM2 (RRIO)	* D8 32308970
01DD	3D08 1DF0	898		BT	HW, WHH, DR2	BRANCH IF HALFWORD-ORIENTED DEVICE	32308980
01DE	006D 0451	899	WHB	WD	MDR, EXB	BYTE DEVICE: OUTPUT HIGH BYTE	32308990
01DF	00ED 0051	900	WHH	WD	MDR, JAM	OUTPUT LOW BYTE (OR THE HALFWORD)	32309000
01E0	D06C 0170	901		L	NULL, NULL, IR	EXIT.	32309010
0000	01E1	903	WHR	ECU	*	ENTERED VIA DROM2 (RRIO)	* 98 32309030
01E1	0D08 1E30	904		BT	HW, WHRH	BRANCH: HALFWORD-ORIENTED DEVICE.	32309040
01E2	006D 0491	905	WHRB	WD	YS, EXB	HIGH BYTE	32309050
0000	01E3	907	WDR	ECU	*	ENTERED VIA DROM2 (RRIO)	* 9A 32309070
01E3	00ED 0091	908	WHRH	WD	YS, JAM	OUTPUT DATA, EXIT.	32309080

## INPUT/OUTPUT INSTRUCTIONS

01E4	D06C 0170	909	L	NULL, NULL, IR		32309090
0000 01E5		911	RD	EQU *	ENTERED VIA DROM2 (RRIO)	* DB * 32309110
01E5	00E5 04C1	912	RD	MDR, EXB+JAM	INPUT DATA BYTE, SET CC, STORE DATA	32309120
01E6	1E90 0130	913	B	EXIT, DW1	WRITE TO MEMORY, GO EXIT.	32309130
0000 01E7		915	RDR	EQU *	ENTERED VIA DROM2 (RRIO)	* 9B * 32309150
01E7	00E9 00C1	916	RD	YS, JAM	YD = INPUT DATA BYTE; EXIT.	32309160
01E8	D06C 0170	917	L	NULL, NULL, IR		32309170
0000 01E9		919	WD	EQU *	ENTERED VIA DROM2 (RXIC)	* DA * 32309190
01E9	00ED 0451	920	WD	MDR, EXB+JAM	OUTPUT DATA BYTE, SET CC, EXIT.	32309200
01EA	D06C 0170	921	L	NULL, NULL, IR		32309210
0000 01EB		923	AL	EQU *	ENTERED VIA DROM1	* D5 * 32309230
01EB	005E 0060	924	L	SR, MAR	RX FINAL ADDRESS CALCULATED	32309240
01EC	0063 8080	925	LI	MR3, '80'	STANDARD AUTOLOAD START	32309250
01ED	006C 00AF	926	L	NULL, YDI, LYSI	YDI <> 0 ?	32309260
01EE	0E18 1F12	927	BF	G+L, AL.001, YDP1	BRANCH: USE STANDARD START, RX END.	32309270
01EF	006E 0080	928	L	SR, YD	END ADDRESS FROM R1+1	32309280
01F0	0063 0090	929	L	MR3, YS	START ADDRESS FROM R1	32309290
01F1	001C 30D0	930	AL.001	S	TEST END LESS START:	32309300
01F2	0C40 2250	931	BT	C, SETCC0	BRANCH: ABORT INSTRUCTION.	32309310
		932	*			32309320
01F3	0066 8078	933	LI	MAR, '78'	CONTROLLER ADDRESS SPECIFIED HERE -	32309330
01F4	A050 80FF	934	LI	MR0, 'FF', PR2	FETCH.	32309340
01F5	0066 807C	935	LI	MAR, '7C'	FETCH CTRLR ADRS: CMD	32309350
01F6	A062 0850	936	LHL	MR2, MDR, PR2	MR2 = CTRLR ADRS: CMD	32309360
01F7	0021 0050	937	N	MR1, MR0, HDR	SELCH ADRS ZERO ?	32309370
01F8	0C18 20C0	938	BT	G+L, AL.100	BRANCH: ADDRESS NOT ZERO, WILL USE.	32309380
		939	*			32309390
		940	*	SELCH NOT TO BE USED		32309400
		941	*			32309410
01F9	0066 0030	942	L	MAR, MR3	START ADDRESS; (SR) = END ADDRESS.	32309420
01FA	0021 0420	943	N	MR1, MR0, MR2, EXB	MR1 = CONTROLLER ADDRESS	32309430
01FB	006D 0014	944	ADRS	MR1	ADDRESS THE DEVICE CONTROLLER	32309440
01FC	0063 8001	945	LI	MR3, 1	CONSTANT	32309450
01FD	006D 0022	946	OC	MR2	SEND COMMAND	32309460
		948	*	SENSE DEVICE STATUS; BYPASS LEADER BYTES.		32309480
		949	*			32309490
01FE	00EF 00C2	950	AL.010	SS	FLR, JAM	SENSE DEVICE STATUS. ADJUST CC.
01FF	0E78 2010	951	BF	C+V+G+L, AL.015	BRANCH: DATA READY.	32309510
0200	DE38 1FE0	952	BF	V+G+L, AL.010, IR	EXIT IF BAD STATUS	32309520
0201	0062 00C1	953	AL.015	RD	MR2	INPUT DATA BYTE
0202	0065 0420	954	EXB	MDR, MR2	POSITION BYTE - IS IT NON-ZERO ?	32309540
0203	0C18 2090	955	BT	G+L, AL.030	BRANCH: STORE FIRST NON-ZERO BYTE.	32309550
0204	0E00 1FE0	956	B	AL.010	LOOP FOR NEXT.	32309560
		957	*			32309570

## INPUT/OUTPUT INSTRUCTIONS

0205	00EF 00C2	958	AL.020	SS	FLR,JAM	SENSE DEVICE STATUS, ADJUST CC	32309580
0206	0E78 2080	959		BF	C+V+G+L,AL.025	BRANCH: DATA READY.	32309590
0207	DE38 2050	960		BF	V+G+L,AL.020,IR	EXIT ON BAD STATUS.	32309600
0208	0065 04C1	961	AL.025	RD	MDR,EXB	MDR = DATA BYTE.	32309610
0209	1006 3050	962	AL.030	A	MAR,MR3,MAR,DW1	STORE; READY FOR NEXT BYTE	32309620
020A	091C 6060	963		S	NULL,SR,MAR	A(NEXT BYTE) > END ?	32309630
020B	DE10 2050	964		BF	G,AL.020,IR	BRANCH: NOT DONE; ELSE, EXIT CC = 0.	32309640
		966		*	* SELECTOR CHANNEL TO BE USED FOR AUTOLOAD		32309660
		967		*	* THE SELCH AND CONTROLLER MUST BE READY FOR THE TRANSFER		32309670
		968		*	* THE SELCH IS ASSUMED TO BE A BYTE DEVICE ON MUX BUS		32309680
		969		*	* INTERRUPTS MAY BE QUEUED.		32309690
		970		*	*		32309700
0000	020C	971	AL.100	EQU	*		32309710
020C	0060 0020	972		L	MR0,MR2	MR0 = DEV ADRS:CMD	32309720
020D	0062 0010	973		L	MR2,MR1	MR2 = SELCH ADDRESS	32309730
020E	006D 0024	974		ADRS	MR2	ADDRESS THE SELCH	32309740
020F	0061 8008	975		LI	MR1,'08'	SELCH 'STOP' COMMAND	32309750
0210	006D 0012	976		OC	MR1	STOP THE SELCH	32309760
0211	006D 0C31	977		WD	MR3,EXH	BYTE 0, START ADDRESS	32309770
0212	006D 0431	978		WD	MR3,EXB	BYTE 1	32309780
0213	006D 0031	979		WD	MR3	BYTE 2	32309790
0214	006D 0C31	980		WD	SR,EXH	BYTE 0, END ADDRESS	32309800
0215	006D 04D1	981		WD	SR,EXB	BYTE 1	32309810
0216	006D 00E1	982		WD	SR	BYTE 2	32309820
0217	0021 84FF	983		NI	MR1,MR0,'FF',EXB	DEVICE ADDRESS (WAS IN '78')	32309830
0218	006D 0414	984		ADRS	MR1,EXB	ADDRESS THE DEVICE	32309840
0219	006D 0002	985		OC	MR0	SEND DEVICE COMMAND (WAS IN '79')	32309850
021A	006D 0024	986		ADRS	MR2	ADDRESS THE SELCH	32309860
021B	0061 8030	987		LI	MR1,'30'	SELCH 'GO/READ' COMMAND	32309870
021C	006D 0012	988		OC	MR1	START SELCH	32309880
021D	00EF 00C2	989	AL.110	SS	FLR,JAM	SENSE SELCH STATUS	32309890
021E	0C38 2210	990		BT	V+G+L,AL.120	BRANCH: BAD DEVICE STATUS.	32309900
021F	0CC0 4000	991		BT	PPF,BRK	BRANCH: LOSING POWER;	32309910
		992		*	*	DECREMENT LOC BEFORE PWRDWN.	32309920
0220	0C40 21DC	993		BT	C,AL.110	BRANCH: SELCH STILL BUSY	32309930
0221	006D 0024	994	AL.120	ADRS	MR2	ADDRESS SELCH (SET MSC1)	32309940
0222	006E 8008	995		LI	SR,'08'	SELCH 'STOP' CMD	32309950
0223	006D 00D2	996		OC	SR	STOP SELCH	32309960
0224	0E00 1CA0	997		B	AL.300	DELAY, EXIT.	32309970

## GLOBAL PRE- AND POST-PROCESSING - MISCELLANEOUS

0225	DOEF 0170	1000	SETCC0	L	FLR,NULL,IR+JAM	SET CC = 0, EXIT.	32310000
0226	DOEF 8001	1002	SETCC1	LI	FLR,1,IR+JAM	SET CC = 1, EXIT.	32310020
0227	DOEF 8002	1004	SETCC2	LI	FLR,2,IR+JAM	SET CC = 2, EXIT.	32310040
0228	006C 0050	1006	SETCC4A	L	NULL,MDR	MEMORY WAS READING	32310060
0229	DOEF 8004	1007	SETCC4	LI	FLR,4,IR+JAM	SET CC = 4, EXIT.	32310070
022A	006C 0050	1009	SETCC8A	L	NULL,MDR	MEMORY WAS READING	32310090
022B	DOEF 8008	1010	SETCC8	LI	FLR,8,IR+JAM	SET CC = 8, EXIT.	32310100
022C	DOBF F001	1012	ADDCC1	OI	FLR,PSW,1,IR+JAM	TURN ON L FLAG, EXIT.	32310120
022D	DOBF F004	1014	ADDCC4	OI	FLR,PSW,4,IR+JAM	TURN ON V FLAG, EXIT.	32310140
022E	B86E 80FF	1016	* RX BYTE OPERATION SETUP - ENTERED VIA DROM1.				32310160
		1017	RXBYTE	LI	SR,'FF',DR2+D2	READ HALFWORD	32310170
		1018	*			VECTOR VIA DROM2	32310180
022F	B820 COFF	1020	* RX HALFWORD OPERATION SETUP - ENTERED VIA DROM1.				32310200
		1021	RXH	NI	MRO,YD,'FF',DR2+D2	READ HALFWORD	32310210
		1022	*			VECTOR VIA DPOM2	32310220
0230	B020 COFF	1024	RXH2	NI	MRO,YD,'FF',DR2	READ HALFWORD	32310240
0231	086E 0550	1025	RXH1	EXT	SR,MDR,D2	EXTEND SIGN IN SR, VECTOR VIA DROM2	32310250
0232	F820 COFF	1027	* RX FULLWORD OPERATION SETUP - ENTERED VIA DROM1.				32310270
		1028	RXF	NI	MRO,YD,'FF',DR4+D2	READ FULLWORD	32310280
		1029	*			VECTOR VIA DROM2	32310290
0233	F020 COFF	1031	RXF2	NI	MRO,YD,'FF',DR4	READ FULLWORD	32310310
0234	086E 0050	1032	RXF1	L	SR,MDR,D2	COPY TO SR, VECTOR VIA DROM2	32310320
0235	1E00 0130	1034	* RX STORE INSTRUCTION TERMINATION - ENTERED VIA DROM2 OR BRANCH				32310340
		1035	STB.D2	B	EXIT,DW1	STORE BYTE, EXIT.	32310350
0236	3E00 0130	1037	STH.D2	B	EXIT,DW2	STORE HALFWORD, EXIT	32310370
0237	7E00 0130	1039	STF.D2	B	EXIT,DW4	STORE FULLWORD, EXIT	32310390

## LIST INSTRUCTIONS

0000	0238	1041	ATL	EQU	*	ENTERED VIA DROM1	* 64 *	32310410
0238	F063 0174	1042		L	MR3,NULL,DR4+I4	CONSTANT; FETCH (SIZE:USED)		32310420
0239	B050 0054	1043		L	MRO,MDR,DR2+I4	GOT IT; FETCH CURR TOP		32310430
023A	001C 0C00	1044		S	NULL,MRO,MRO,EXH	(USED:SIZE) - (SIZE:USED)		32310440
023B	0E40 2280	1045		BF	C,SETCC4A	BRANCH: NO ROOM AT THE INN.		32310450
023C	0060 0C00	1046		EXH	MRO,MRO	MRO = USED:SIZE		32310460
023D	0012 3855	1047		SDEC	MR2,MR3,MDR,LHL	GET (CURR TOP) - 1		32310470
023E	0E40 2400	1048		BF	C,ATL.010	BRANCH: NO LIST WRAP		32310480
023F	0012 3805	1049		SDEC	MR2,MR3,MRO,LHL	WRAP: SET CURR TOP = (SIZE-1)		32310490
0240	0065 0080	1050	ATL.010	L	MDR,YD	DATA TO STORE IN LIST		32310500
0241	0061 0A20	1051		SLL	MR1,MR2	COMPUTE A(SLOT)		32310510
0242	0061 0A10	1052		SLL	MR1,MR1	.		32310520
0243	0006 1060	1053		A	MAR,MR1,MAR	.		32310530
0244	7066 00D0	1054		L	MAR,SR,DW4	STORE; POINT TO NUMBER USED		32310540
0245	0005 3C05	1055		AINC	MDR,MR3,MRO,EXH	INCREMENT NUMBER USED		32310550
0246	7065 0024	1056		L	MDR,MR2,DW4+I4	STORE; MDR = NEW CURR TOP		32310560
0247	3E00 2250	1057		B	SETCC0,DW2	STORE; GO SET CC=0, EXIT.		32310570
0000	0248	1059	ABL	EQU	*	ENTERED VIA DROM1	* 65 *	32310590
0248	F063 0174	1060		L	MR3,NULL,DR4+I4	CONSTANT; FETCH (SIZE:USED)		32310600
0249	F060 0054	1061		L	MRO,MDR,DR4+I4	FETCH (CURR TOP: NEXT BOTT)		32310610
024A	001C 0C00	1062		S	NULL,MRO,MRO,EXH	(USED:SIZE) - (SIZE:USED)		32310620
024B	0E40 2280	1063		BF	C,SETCC4A	BRANCH: NO ROOM AT THE INN.		32310630
024C	0062 0850	1064		LHL	MR2,MDR	MR2 = NEXT BOTT		32310640
024D	0065 0080	1065		L	MDR,YD	DATA TO STORE		32310650
024E	0061 0A20	1066		SLL	MR1,MR2	COMPUTE A(SLOT)		32310660
024F	0051 0A10	1067		SLL	MR1,MR1	.		32310670
0250	0006 1060	1068		A	MAR,MR1,MAR	.		32310680
0251	7006 E002	1069		AI	MAR,SR,2,DW4	STORE; POINT (NUMBER USED)		32310690
0252	0005 3005	1070		AINC	MDR,MR3,MRO	INCREMENT NUMBER USED		32310700
0253	3005 3025	1071		AINC	MDR,MR3,MR2,DW2	STORE; INCREMENT NEXT BOTT		32310710
0254	0060 0C04	1072		EXH	MRO,MRO,I4	(USED:SIZE)		32310720
0255	0060 0800	1073		LHL	MRO,MRO	(0:SIZE)		32310730
0256	001C 0050	1074		S	NULL,MRO,MDR	(0:NEXT BOTT) - (0:SIZE)		32310740
0257	3C40 2250	1075		BT	C,SETCC0,DW2	BRANCH: NO LIST WRAP.		32310750
0258	08E5 0170	1076		L	MDR,NULL,JAM+D2	SET NEXT BOTT = 0,		32310760
		1077	*			SET CC = 0, VECTOR TO STH.D2.		32310770

## LIST INSTRUCTIONS

0000	0259	1079	RTL	EQU *	ENTERED VIA DROM1	* 66 *	32310790
0259	F053 0174	1080		L MR3, NULL, DR4+I4	CONSTANT; FETCH (SIZE:USED)		32310800
025A	B060 0054	1081		L MRO, MDR, DR2+I4	FETCH (CURR TCP)		32310810
025B	009C 3805	1082		SDEC NULL, MR3, MRO, LHL+JAM	TEST NUMBER USED, SET CC = 0 OR 2		32310820
025C	0C40 2280	1083		BT C, SETCC4A	BRANCH: LIST ALREADY EMPTY.		32310830
025D	0062 0850	1084		LHL MR2, MDR	MR2 = (CURR TCP)		32310840
025E	0061 0A20	1085		SLL MR1, MR2	COMPUTE A(SLOT)		32310850
025F	0061 0A10	1086		SLL MR1, MR1	.		32310860
0260	0006 1060	1087		A MAR, MR1, MAR	.		32310870
0261	F055 00D0	1088		L MAR, SR, DR4	READ; POINT TO (SIZE:USED)		32310880
0262	0061 0050	1089		L MR1, MDR	DATA FROM LIST SLOT		32310890
0263	0015 3005	1090		SDEC MDR, MR3, MRO	DECREMENT NUMBER USED		32310900
0264	7005 3025	1091		AINC MDR, MR3, MR2, DW4	STORE; INCREMENT CURR TCP		32310910
0265	0060 0C00	1092		EXH MRO, MRO	MRO = (USED:SIZE)		32310920
0266	001C 2895	1093		SDEC NULL, MR2, MRO, LHL	(0:SIZE) - (OLD CURR TOP + 1)		32310930
0267	0C10 2694	1094		BT G, RTL.010, I4	BRANCH: NO LIST WRAP.		32310940
0268	0055 0170	1095		L MDR, NULL	LIST WRAP - SET CURR TCP = 0.		32310950
0269	30AF F002	1096	RTL.010	NI FLR, PSW, 2, DW2+JAM	STORE NEW CURR TOP, CC=0 OR 2		32310960
026A	D058 0010	1097		L YD, MR1, IR	YD = DATA FROM LIST; EXIT.		32310970
0000	026B	1099	RBL	EQU *	ENTERED VIA DROM1	* 67 *	32310990
026B	F053 0174	1100		L MR3, NULL, DR4+I4	CONSTANT; FETCH (SIZE:USED)		32311000
026C	F060 0054	1101		L MRO, MDR, DR4+I4	MRO = (SIZE:USED)		32311010
026D	009C 3805	1102		SDEC NULL, MR3, MRO, LHL+JAM	TEST NUMBER USED; SET CC = 0 OR 2		32311020
026E	0C40 2280	1103		BT C, SETCC4A	BRANCH: LIST ALREADY EMPTY.		32311030
026F	0012 3855	1104		SDEC MR2, MR3, MDR, LHL	MR2 = (NEXT BOTT) - 1		32311040
0270	0E40 2730	1105		BF C, RBL.010	BRANCH: NO LIST WRAP.		32311050
0271	0062 0C00	1106		EXH MR2, MRO	GIVING (USED:SIZE)		32311060
0272	0012 3825	1107		SDEC MR2, MR3, MR2, LHL	LIST WRAP. SET NEXT BOTT = (SIZE) - 1		32311070
0273	0061 0A20	1108	RBL.010	SLL MR1, MR2	COMPUTE A(SLOT)		32311080
0274	0061 0A10	1109		SLL MR1, MR1	.		32311090
0275	0006 1060	1110		A MAR, MR1, MAR	.		32311100
0276	F006 E002	1111		AI MAR, SR, 2, DR4	FETCH DATA; POINT NUMBER USED		32311110
0277	0061 0050	1112		L MR1, MDR	MR1 = DATA FROM LIST BODY		32311120
0278	0015 3005	1113		SDEC MDR, MR3, MRO	DECREMENT NUMBER USED		32311130
0279	3065 0024	1114		L MDR, MR2, DW2+I4	STORE; POINT TO NEXT BOTT		32311140
027A	30AF F002	1115		NI FLR, PSW, 2, DW2+JAM	STORE NEW NEXT BOTT, CC=0 OR 2		32311150
027B	D058 0010	1116		L YD, MR1, IR	YD = DATA FROM LIST; EXIT.		32311160

## SHIFT INSTRUCTIONS

027C	00EC 0080	1118	SFSHFTF	L	NULL,YD,JAM	SET CC FOR 32-BIT VALUE	32311180
027D	086B 00B0	1119		L	CNTR,YSI,D2	LOAD SHIFT COUNT;	32311190
		1120	*			VECTOR TO SLLS, SRLS	32311200
027E	0065 0080	1122	SFSHFTH	L	HDR,YD	SET CC FOR 16-BIT VALUE	32311220
027F	00EC 0550	1123		EXT	NULL,HDR,JAM	.	32311230
0280	086B 00B0	1124		L	CNTR,YSI,D2	LOAD SHIFT COUNT;	32311240
		1125	*			VECTOR TO SLHLS, SRHLS	32311250
0281	00EC 0080	1127	RISHFTF	L	NULL,YD,JAM	SET CC FOR 32-BIT VALUE	32311270
0282	082B E01F	1128		NI	CNTR,SR,31,D2	LOAD SHIFT COUNT,	32311280
		1129	*			VECTOR TO SLL,SRL,SLA,SRA,RL,RRL	32311290
0283	0065 0080	1131	RISHFTH	L	HDR,YD	SET CC FOR 16-BIT VALUE	32311310
0284	00EC 0550	1132		EXT	NULL,HDR,JAM	.	32311320
0285	082B E00F	1133		NI	CNTR,SR,15,D2	LOAD SHIFT COUNT,	32311330
		1134	*			VECTOR TO SLHL,SRHL,SLHA,SRHA	32311340
0000	0286	1136	SRHLS	EQU	*	ENTERED VIA DROM2 (SFSHFTH)	* 90 * 32311360
0000	0286	1137	SPHL	EQU	*	ENTERED VIA DROM2 (RISHFTH)	* CC * 32311370
0286	D0E8 0680	1138		SRHL	YD,YD,IR+JAM	REPEATS (CNTR) TIMES	32311380
		1139	*			ALL SHIFTS - CC UPDATED.	32311390
0000	0287	1141	SLHLS	EQU	*	ENTERED VIA DROM2 (SFSHFTH)	* 91 * 32311410
0000	0287	1142	SLFL	EQU	*	ENTERED VIA DROM2 (RISHFTH)	* CD * 32311420
0287	D0E8 0280	1143		SLHL	YD,YD,IR+JAM	REPEATS (CNTR) TIMES	32311430
0000	0288	1145	SRHA	EQU	*	ENTERED VIA DROM2 (RISHFTH)	* CE * 32311450
0288	D0E8 0780	1146		SRHA	YD,YD,IR+JAM	REPEATS (CNTR) TIMES	32311460
0000	0289	1148	SLHA	EQU	*	ENTERED VIA DROM2 (RISHFTH)	* CF * 32311480
0289	D0E8 0380	1149		SLHA	YD,YD,IR+JAM	REPEATS (CNTR) TIMES	32311490
0000	028A	1151	SRA	EQU	*	ENTERED VIA DROM2 (RISHFTF)	* DD * 32311510
028A	D0E8 0F80	1152		SRA	YD,YD,IR+JAM	REPEATS (CNTR) TIMES	32311520

## SHIFT INSTRUCTIONS

0000 028B	1154 RRL	EQU *	ENTERED VIA DROM2 (RISHFTF)	* EA *	32311540
028B DOE8 0D80	1155	RRL YD,YD,IR+JAM	REPEATS (CNTR) TIMES		32311550
0000 028C	1157 RLL	EQU *	ENTERED VIA DROM2 (RISHFTF)	* EB *	32311570
028C DOE8 0980	1158	RLL YD,YD,IR+JAM	REPEATS (CNTR) TIMES.		32311580
0000 028D	1160 SELS	EQU *	ENTERED VIA DROM2 (SFSHFTF)	* 10 *	32311600
0000 028D	1161 SEL	EQU *	ENTERED VIA DROM2 (RISHFTF)	* EC *	32311610
028D DOE8 0E80	1162	SRL YD,YD,IR+JAM	REPEATS (CNTR) TIMES		32311620
0000 028E	1164 SLLS	EQU *	ENTERED VIA DROM2 (SFSHFTF)	* 11 *	32311640
0000 028E	1165 SLL	EQU *	ENTERED VIA DROM2 (RISHFTF)	* ED *	32311650
028E DOE8 0A80	1166	SLL YD,YD,IR+JAM	REPEATS (CNTR) TIMES		32311660
0000 028F	1168 SLA	EQU *	ENTERED VIA DROM2 (RISHFTF)	* EF *	32311680
028F DOE8 0E80	1169	SLA YD,YD,IR+JAM	REPEATS (CNTR) TIMES		32311690



## BRANCH INSTRUCTIONS

0000 0290	1171	BALR	EQU	*	ENTERED VIA DROM1	* 01 *	32311710
0000 0290	1172	BAL	EQU	*	ENTERED VIA DROM1	* 41 *	32311720
0290 0068 0040	1173		L	YD,LOC	COPY INCREMENTED LOC TO YD		32311730
0291 0064 00D0	1174	BC	L	LOC,SR	EXECUTE INSTRUCTION AT BRANCH DEST.		32311740
0292 D06C 0170	1175		L	NULL,NULL,IR			32311750
0000 0293	1177	BTCR	EQU	*	ENTERED VIA DROM1	* 02 *	32311770
0000 0293	1178	BTC	EQU	*	ENTERED VIA DROM1	* 42 *	32311780
0293 DD20 2910	1179		BT	MSK,BC,IR	BRANCH IF MASK TRUE, ELSE EXIT.		32311790
0000 0294	1181	BFCR	EQU	*	ENTERED VIA DROM1	* 03 *	32311810
0000 0294	1182	BFC	EQU	*	ENTERED VIA DROM1	* 43 *	32311820
0294 DF20 2910	1183		BF	MSK,BC,IR	BRANCH IF MASK FALSE, ELSE EXIT.		32311830
0000 0295	1185	BTBS	EQU	*	ENTERED VIA DROM1	* 20 *	32311850
0295 DD20 29C0	1186		BT	MSK,BBS,IR	BRANCH IF MASK TRUE, ELSE EXIT.		32311860
0000 0296	1188	BTFS	EQU	*	ENTERED VIA DROM1	* 21 *	32311880
0296 DD20 2990	1189		BT	MSK,BFS,IR	BRANCH IF MASK TRUE, ELSE EXIT.		32311890
0000 0297	1191	BFBS	EQU	*	ENTERED VIA DROM1	* 22 *	32311910
0297 DF20 29C0	1192		BF	MSK,BBS,IR	BRANCH IF MASK FALSE, ELSE EXIT.		32311920
0000 0298	1194	BFBS	EQU	*	ENTERED VIA DROM1	* 23 *	32311940
0298 DF20 2990	1195		BF	MSK,BFS,IR	BRANCH IF MASK FALSE, ELSE EXIT.		32311950
0299 0051 8002	1197	BFS	LI	MR1,2	SET UP FOR DECREMENT:		32311970
029A 0010 1AB0	1198		S	MRO,MR1,YSI,SLL	COMPUTE DISPLACEMENT		32311980
029B 0804 0040	1199		A	LOC,MRO,LOC,D2	ADD TO LOC & EXIT.		32311990
029C 0060 0AB0	1201	BBS	SLL	MRO,YSI	COMPUTE DECREMENT		32312010
029D 0814 0045	1202		SDEC	LOC,MRO,LOC,D2	DECREMENT LOC & EXIT.		32312020
0000 029E	1204	BXLH	EQU	*	ENTERED VIA DROM1		32312040
029E 0060 00AF	1205		L	MRO,YDI,LYSI	YSI = MRO = R1 SELECT FIELD		32312050
029F 000A 8001	1206		AI	YDI,MRO,1	POINT R1+1		32312060
02A0 0009 5082	1207		A	YS,YS,YD,YDP1	R1 = (R1) + (R1+1) = NEW COUNT		32312070
02A1 081C 5080	1208		S	NULL,YS,YD,D2	SUBTRACT NEW COUNT FROM LIMIT;		32312080
	1209	*			VECTOR TO BXH, BXLE.		32312090
0000 02A2	1211	BXH	EQU	*	ENTER VIA DROM2 (BXLH)	* C0 *	32312110
02A2 DC40 2910	1212		BT	C,BC,IR	BRANCH IF > LIMIT, ELSE EXIT.		32312120
0000 02A3	1214	BXLE	EQU	*	ENTER VIA DROM2 (BXLH)	* C1 *	32312140
02A3 DE40 2910	1215		BF	C,BC,IR	BRANCH IF NOT > LIMIT, ELSE EXIT.		32312150

## ARITHMETIC &amp; LOGICAL INSTRUCTIONS

0000 02A4	1217	AM	EQU	*	ENTERED VIA DROM2 (RXF2)	* 51 *	32312170
02A4 0085 4050	1218		A	MDR,YD,MDR,JAM	ADD, SET CC		32312180
02A5 7E00 0130	1219		B	EXIT,DW4	WRITE TO MEMORY, EXIT.		32312190
0000 02A6	1221	AHM	EQU	*	ENTERED VIA DROM1	* 61 *	32312210
02A6 B061 0880	1222		LHL	MR1,YD,DR2	KEEP USER R1 B16:B31, GET 2ND OP.		32312220
02A7 0051 0C10	1223		EXH	MR1,MR1	MOVE TO B0:B15.		32312230
02A8 0060 0850	1224		LHL	MRO,MDR	KEEP B16:B31 OF 2ND OP		32312240
02A9 0080 1C00	1225		A	MRO,MR1,MRO,EXH+JAM	ADD, SET CC,		32312250
02AA 0865 0C00	1226		EXH	MDR,MRO,D2	DATA TO MDR16:31; VECTOR TO STH.D2		32312260
0000 02AB	1228	CHVR	EQU	*	ENTERED VIA DROM1	* 12 *	32312280
02AB 0023 F008	1229		NI	MR3,PSW,8	SAVE PREVIOUS CARRY STATE		32312290
02AC 0065 00D0	1230		L	MDR,SR			32312300
02AD 00E8 0550	1231		EXT	YD,MDR,JAM	EXTEND SIGN IN YD, ADJUST CC G&L.		32312310
02AE 004E 40D0	1232		X	SR,YD,SR	SET CHANGED BITS TO 1'S -		32312320
02AF 002C EC01	1233		NI	NULL,SR,'01',EXH	TEST MRO B15 AGAINST RESULT SIGN		32312330
02B0 0E18 2B20	1234		BF	G+L,CHVR.010	BRANCH: NO OVERFLOW.		32312340
02B1 0033 B004	1235		OI	MR3,MR3,4	SET OVERFLOW BIT		32312350
02B2 D0BF 7030	1236	CHVR.010	O	FLR,PSW,MR3,IR+JAM	EXIT WITH CC SET.		32312360
0000 02B3	1238	THI	EQU	*	ENTERED VIA DROM1	* C3 *	32312380
0000 02B3	1239	TI	EQU	*	ENTERED VIA DROM1	* F3 *	32312390
02B3 D0AC 40D0	1240		N	NULL,YD,SR,IR+JAM	SET CC, EXIT.		32312400
0000 02B4	1242	NH	EQU	*	ENTERED VIA DROM2 (RXH)	* 44 *	32312420
02B4 D0A8 4550	1243		N	YD,YD,MDR,EXT+IR+JAM	YD = RESULT; SET CC, EXIT.		32312430
0000 02B5	1244	N	EQU	*	ENTERED VIA DROM2 (RXF)	* 54 *	32312440
02B5 D0A8 4050	1245		N	YD,YD,MDR,IR+JAM	YD = RESULT; SET CC, EXIT.		32312450
0000 02B6	1246	NR	EQU	*	ENTERED VIA DROM1	* 04 *	32312460
0000 02B6	1247	NHI	EQU	*	ENTERED VIA DROM1	* C4 *	32312470
0000 02B6	1248	NI	EQU	*	ENTERED VIA DROM1	* F4 *	32312480
02B6 D0A8 40D0	1249		N	YD,YD,SR,IR+JAM	YD = RESULT; SET CC, EXIT.		32312490
0000 02B7	1251	CLR	EQU	*	ENTERED VIA DROM1	* 05 *	32312510
0000 02B7	1252	CLH	EQU	*	ENTERED VIA DROM2 (RXH2)	* 45 *	32312520
0000 02B7	1253	CL	EQU	*	ENTERED VIA DROM2 (RXF2)	* 55 *	32312530
0000 02B7	1254	CLHI	EQU	*	ENTERED VIA DROM1	* C5 *	32312540
0000 02B7	1255	CLI	EQU	*	ENTERED VIA DROM1	* F5 *	32312550
02B7 D09C 6080	1256		S	NULL,SR,YD,IR+JAM	SET CC, EXIT.		32312560

## ARITHMETIC &amp; LOGICAL INSTRUCTIONS

0000 02B8	1258	OH	EQU	*	ENTERED VIA DROM2 (RXH)	* 45 *	32312580
02B8 DOB8 4550	1259		O	YD,YD,MDR,EXT+IR+JAM	YD = RESULT; SET CC, EXIT.		32312590
0000 02B9	1260	C	EQU	*	ENTERED VIA DROM2 (RXF)	* 56 *	32312600
02B9 DOB8 4050	1261		O	YD,YD,MDR,IR+JAM	YD = RESULT; SET CC, EXIT.		32312610
0000 02BA	1262	OR	EQU	*	ENTERED VIA DROM1	* 06 *	32312620
0000 02BA	1263	CHI	EQU	*	ENTERED VIA DROM1	* C6 *	32312630
0000 02BA	1264	OI	EQU	*	ENTERED VIA DROM1	* F6 *	32312640
02BA DOB8 40D0	1265		O	YD,YD,SR,IR+JAM	YD = RESULT; SET CC, EXIT.		32312650
0000 02BB	1267	XH	EQU	*	ENTERED VIA DROM2 (RXH)	* 47 *	32312670
02BB D0C8 4550	1268		X	YD,YD,MDR,EXT+IR+JAM	YD = RESULT; SET CC, EXIT.		32312680
0000 02BC	1269	X	EQU	*	ENTERED VIA DROM2 (RXF)	* 57 *	32312690
02BC D0C8 4050	1270		X	YD,YD,MDR,IR+JAM	YD = RESULT; SET CC, EXIT.		32312700
0000 02BD	1271	XR	EQU	*	ENTERED VIA DROM1	* 07 *	32312710
0000 02BD	1272	XHI	EQU	*	ENTERED VIA DROM1	* C7 *	32312720
0000 02BD	1273	XI	EQU	*	ENTERED VIA DROM1	* F7 *	32312730
02BD D0C8 40D0	1274		X	YD,YD,SR,IR+JAM	YD = RESULT; SET CC, EXIT.		32312740
0000 02BE	1276	CH	EQU	*	ENTERED VIA DROM1	* 49 *	32312760
02BE B06E 0F80	1277		SPA	SR,YD,DR2	PROPAGATE 1ST OP SIGN, FETCH 2ND		32312770
02BF 008C 60D5	1278		AINC	NULL,SR,SR,JAM	SET CC = 2 OR 9		32312780
02C0 004C 4550	1279		X	NULL,YD,MDR,EXT	TEST IF SIGNS SAME, 2 OPERANDS		32312790
02C1 DE08 2310	1280		BF	L,RXH1,IR	BRANCH: SIGNS SAME; ELSE EXIT.		32312800
	1281	*			(VECTORS TC CLH)		32312810
0000 02C2	1283	C	EQU	*	ENTERED VIA DROM1	* 59 *	32312830
02C2 F06E 0F80	1284		SRA	SR,YD,DR4	PROPAGATE 1ST OP SIGN, FETCH 2ND		32312840
02C3 008C 60D5	1285		AINC	NULL,SR,SR,JAM	SET CC = 2 OR 9		32312850
02C4 004C 4050	1286		X	NULL,YD,MDR	TEST IF SIGNS SAME, 2 OPERANDS		32312860
02C5 DE08 2340	1287		BF	L,RXF1,IR	BRANCH: SIGNS SAME; ELSE EXIT.		32312870
	1288	*			(VECTORS TO CL)		32312880
0000 02C6	1290	CR	EQU	*	ENTERED VIA DROM1	* 09 *	32312900
0000 02C6	1291	CHI	EQU	*	ENTERED VIA DROM1	* C9 *	32312910
0000 02C6	1292	CI	EQU	*	ENTERED VIA DROM1	* F9 *	32312920
02C6 004C 40D0	1293		X	NULL,YD,SR	TEST IF SAME SIGN, YD:YS		32312930
02C7 0E08 2B70	1294		BF	L,CLR	BRANCH: SIGNS ALIKE.		32312940
02C8 005E 0F80	1295		SRA	SR,YD	PROPAGATE 1ST OP SIGN		32312950
02C9 D08C 60D5	1296		A	NULL,SR,SR,IR+JAM+JAMCI	COMPARE, SET CC, EXIT.		32312960

## ARITHMETIC &amp; LOGICAL INSTRUCTIONS

0000 02CA	1298	AH	EQU	*	ENTERED VIA DROM2 (RXH)	* 4A *	32312980
02CA D088 4550	1299		A		YD,YD,MDR,EXT+IR+JAM YD = RESULT; SET CC, EXIT.		32312990
0000 02CB	1300	A	EQU	*	ENTERED VIA DROM2 (RXF)	* 5A *	32313000
02CB D088 4050	1301		A		YD,YD,MDR,IR+JAM YD = RESULT; SET CC, EXIT.		32313010
0000 02CC	1302	AR	EQU	*	ENTERED VIA DROM1	* 0A *	32313020
0000 02CC	1303	AHI	EQU	*	ENTERED VIA DROM1	* CA *	32313030
0000 02CC	1304	AI	EQU	*	ENTERED VIA DROM1	* FA *	32313040
02CC D088 40D0	1305		A		YD,YD,SR,IR+JAM YD = RESULT; SET CC, EXIT.		32313050
0000 02CD	1307	AIS	EQU	*	ENTERED VIA DROM1	* 26 *	32313070
02CD D088 40B0	1308		A		YD,YD,YSI,IR+JAM YD = RESULT; SET CC, EXIT.		32313080
0000 02CE	1310	SIS	EQU	*	ENTERED VIA DROM1	* 27 *	32313100
C2CE 006E 00B0	1311		L		SR,YSI GET VALUE TO SUBTRACT		32313110
0000 02CF	1313	SR	EQU	*	ENTERED VIA DROM1	* 0B *	32313130
0000 02CF	1314	SH	EQU	*	ENTERED VIA DROM2 (RXH2)	* 4B *	32313140
0000 02CF	1315	S	EQU	*	ENTERED VIA DROM2 (RXF2)	* 5B *	32313150
0000 02CF	1316	SHI	EQU	*	ENTERED VIA DROM1	* CB *	32313160
0000 02CF	1317	SI	EQU	*	ENTERED VIA DROM1	* FB *	32313170
02CF D098 6080	1318		S		YD,SR,YD,IR+JAM YD = RESULT; SET CC, EXIT.		32313180
0000 02D0	1320	MHR	EQU	*	ENTERED VIA DROM1	* 0C *	32313200
0000 02D0	1321	MH	EQU	*	ENTERED VIA DROM2 (RXH2)	* 4C *	32313210
	1322	*			(SR) = MULTIPLIER		32313220
02D0 0060 0880	1323		LHL		MRO,YD		32313230
02D1 0060 0C00	1324		EXH		MRO,MRO		32313240
02D2 0068 0170	1325		L		YD,NULL		32313250
02D3 006B 8010	1326		LI		CNTR,16		32313260
02D4 0008 0E86	1327	MHLOOP	MPY		YD,MRO,YD		32313270
02D5 D068 0E80	1328		SRL		YD,YD,IR		32313280
0000 02D6	1330	MR	EQU	*	ENTERED VIA DROM1	* 1C *	32313300
0000 02D6	1331	M	EQU	*	ENTERED VIA DROM2 (RXF2)	* 5C *	32313310
	1332	*			(SR) = MULTIPLIER.		32313320
02D6 0068 0172	1333		L		YD,NULL,YDP1		32313330
02D7 0060 0083	1334		L		MRO,YD,YDM1		32313340
02D8 006B 8020	1335		LI		CNTR,32		32313350
02D9 0008 0E86	1336	MLOOP	MPY		YD,MRO,YD		32313360
02DA 0068 0E82	1337		SRL		YD,YD,YDP1		32313370
02DB D068 00D0	1338		L		YD,SR,IR		32313380

ARITHMETIC & LOGICAL INSTRUCTIONS

0000	02DC	1340	DHR	EQU	*	ENTERED VIA DROM1	* 0D *	32313400
02DC	0860 08E0	1341		LHL	MRO,SR,D2	DIVISOR; VECTOR TO DH.005		32313410
0000	02DD	1342	DH	EQU	*	ENTERED VIA DROM2 (RXH)	* 4D *	32313420
02DD	0060 0850	1343		LHL	MRO,MDR	DIVISOR		32313430
02DE	0041 4C00	1344	DH.005	X	MR1,YD,MRO,EXH	MR1 BIT 0 = SGN(QUOT)		32313440
02DF	0060 0C00	1345		EXH	MRO,MRO	DIVISOR, FORM XXXX0000		32313450
02E0	0C08 2E30	1346		BT	L,DH.010	BRANCH: ALREADY NEGATIVE		32313460
02E1	0E10 0CFO	1347		BF	G,AFAULO	BRANCH: DIVIDE-BY-ZERO.		32313470
02E2	0010 8000	1348		SI	MRO,MRO,0	FOPCE NEGATIVE (2'S COMP)		32313480
02E3	0062 0080	1349	DH.010	L	MR2,YD	DIVIDEND		32313490
02E4	0E08 2E60	1350		BF	L,DH.020			32313500
02E5	0012 A000	1351		SI	MR2,MR2,0	FORCE POSITIVE (2'S COMP)		32313510
02E6	000C 0020	1352	DH.020	A	NULL,MRO,MR2	TEST O'FLO: MSB DVD LESS DVSR		32313520
02E7	0C40 0D00	1353		BT	C,DHFAULT	BRANCH: OVERFLOW WILL OCCUR.		32313530
02E8	006E 0170	1354		L	SR,NULL	CONSTRAIN DIVD TO 32 BITS		32313540
02E9	006B 8010	1355		LI	CNTR,16	SET FOR 16 ITERATIONS		32313550
02EA	0002 0A27	1356	DHLOOP	DIV	MR2,MRO,MR2	DO HALFWORD DIVISION		32313560
02EB	006C 0010	1357		L	NULL,MR1	RESULT SHOULD BE NEGATIVE ?		32313570
02EC	0E08 2EFO	1358		BF	L,DH.025	BRANCH: SHOULD BE POSITIVE.		32313580
02ED	001E E000	1359		SI	SR,SR,0	2'S COMPLEMENT		32313590
02EE	0E18 2F10	1360		BF	G+L,DH.030	BRANCH: ZERO DOESN'T CHANGE SIGN.		32313600
02EF	004C 1CD0	1361	DH.025	X	NULL,MR1,SR,EXH	GET EXPECTED SIGN ?		32313610
02F0	0C08 0D00	1362		BT	L,DHFAULT	BRANCH: NO; FAULT.		32313620
02F1	004C 4C20	1363	DH.030	X	NULL,YD,MR2,EXH	REMAINDER HAS CORRECT SIGN ?		32313630
02F2	0E08 2F40	1364		BF	L,DH.040	BRANCH: YES.		32313640
02F3	0012 A000	1365		SI	MR2,MR2,0	2'S COMPLEMENT.		32313650
02F4	0055 0C20	1366	DH.040	EXH	MDR,MR2	REMAINDER FORM 0000XXXX		32313660
02F5	0068 0552	1367		EXT	YD,MDR,YDP1	COPY REMAINDER TO R1		32313670
02F6	0065 00D0	1368		L	MDR,SR			32313680
02F7	D068 9550	1369		EXT	YD,MDR,IR	COPY QUOTIENT, EXIT.		32313690
0000	00D0	1371	DHFAULT	EQU	AFAUL1	QUOTIENT OVERFLOW		32313710

## ARITHMETIC &amp; LOGICAL INSTRUCTIONS

0000	02F8		1373	DR	EQU	*	ENTERED VIA DROM1	* 1D *	32313730
0000	02F8		1374	D	EQU	*	ENTERED VIA DROM2 (RXF2)	* 5D *	32313740
02F8	0010	6172	1375		S	MRO,SR,NULL,YDP1	COMPLEMENT DIVISOR, POINT R1+1		32313750
02F9	0C08	2FC0	1376		BT	L,D.010	BRANCH: ALREADY NEGATIVE.		32313760
02FA	0E10	0CF0	1377		BF	G,AFAULO	BRANCH: DIVIDE-BY-ZERO.		32313770
02FB	0010	8000	1378		SI	MRO,MRO,0	FORCE NEGATIVE (2'S COMP)		32313780
02FC	0065	0083	1379	D.010	L	MDR,YD,YDM1	COPY LSB DIVD, POINT R1		32313790
02FD	0041	6080	1380		X	MR1,SR,YD	MR1 = RESULT SIGN		32313800
02FE	0062	0080	1381		L	MR2,YD	COPY MSB DIVIDEND		32313810
02FF	0E08	3050	1382		BF	L,D.020	BRANCH: ALREADY POSITIVE.		32313820
0300	0018	4172	1383		S	YD,YD,NULL,YDP1	2'S COMPLEMENT; POINT R1+1.		32313830
0301	0018	4173	1384		S	YD,YD,NULL,YDM1	COMPLEMENT LGW HALF		32313840
0302	0E18	3050	1385		BF	G+L,D.020	BRANCH: NO BORROW PROPAGATION		32313850
0303	0063	8001	1386		LI	MR3,1			32313860
0304	0018	3080	1387		S	YD,MR3,YD	PROPAGATE BORROW		32313870
0305	000C	0080	1388	D.020	A	NULL,MRO,YD	C'FLOW? MSB DIVD LESS DVSR (USED)		32313880
0306	0C40	3142	1389		BT	C,DFault,YDP1	BRANCH: OVERFLOW WILL OCCUR		32313890
0307	006E	0083	1390		L	SR,YD,YDM1	SR = 32 LSB DIVIDEND		32313900
0308	005B	8020	1391		LI	CNTR,32	SET FOR 32 ITERATIONS		32313910
0309	0008	0A87	1392	DLOOP	DIV	YD,MRO,YD	DC FULLWORD DIVISION		32313920
030A	006C	0012	1393		L	NULL,MR1,YDP1	RESULT SHOULD BE NEGATIVE ?		32313930
030B	0E08	30E0	1394		BF	L,D.025	BRANCH: NO.		32313940
030C	001E	E000	1395		SI	SR,SR,0	2'S COMPLEMENT		32313950
030D	0E18	3100	1396		BF	G+L,D.030	BRANCH: ZERO DOESN'T CHANGE SIGN		32313960
030E	004C	6010	1397	D.025	X	NULL,SR,MR1	GET EXPECTED SIGN ?		32313970
030F	0C08	3140	1398		BT	L,DFault	BRANCH: NO; OVERFLOW.		32313980
0310	0068	00D3	1399	D.030	L	YD,SR,YDM1	COPY QUOTIENT, POINT R1		32313990
0311	004C	2080	1400		X	NULL,MR2,YD	REMAINDER HAS CORRECT SIGN ?		32314000
0312	DC08	3130	1401		BT	L,**1,IR	EXIT IF YES; ELSE		32314010
0313	D018	C000	1402		SI	YD,YD,0,IR	2'S COMPLEMENT REMAINDER, EXIT.		32314020
0314	0069	0053	1404	DFAULT	L	YD,MDR,YDM1	RESTORE LSB DIVIDEND		32314040
0315	0068	0020	1405		L	YD,MR2	RESTORE MSB DIVIDEND		32314050
0316	0500	0D00	1406		B	AFAUL1	TAKE PSW SWAP		32314060

## LOADS AND STORES

0000 0317	1408 LH	EQU *	ENTERED VIA DROM2 (RXH)	* 48 *	32314090
0317 D0E8 0550	1409	EXT YD,MDR,IR+JAM	YD = RESULT; SET CC, EXIT.		32314090
0000 0318	1410 L	EQU *	ENTERED VIA DROM2 (RXF)	* 58 *	32314100
0318 D0E8 0050	1411	L YD,MDR,IR+JAM	YD = RESULT; SET CC, EXIT.		32314110
0000 0319	1412 LR	EQU *	ENTERED VIA DROM1	* 08 *	32314120
0000 0319	1413 LHI	EQU *	ENTERED VIA DROM1	* C8 *	32314130
0000 0319	1414 LI	EQU *	ENTERED VIA DROM1	* F8 *	32314140
0319 D0E8 00D0	1415	L YD,SR,IR+JAM	YD = RESULT; SET CC, EXIT.		32314150
0000 031A	1417 LIS	EQU *	ENTERED VIA DROM1	* 24 *	32314170
031A D0E8 00B0	1418	L YD,YSI,IR+JAM	COPY YSI TO YD; SET CC, EXIT.		32314180
0000 031B	1420 LCS	EQU *	ENTERED VIA DROM1	* 25 *	32314200
031B 0068 00B0	1421	L YD,YSI			32314210
031C 0018 C000	1422	SI YD,YD,0	2'S COMPLEMENT TO YD;		32314220
031D D0EC 0080	1423	L NULL,YD,IR+JAM	SET CC, EXIT.		32314230
0000 031E	1425 LHL	EQU *	ENTERED VIA DROM2 (RXH)	* 73 *	32314250
031E D0E8 0850	1426	LHL YD,MDR,IR+JAM	LOAD B16:B31, SET CC, EXIT.		32314260
0000 031F	1428 EXHR	EQU *	ENTERED VIA DROM1	* 34 *	32314280
031F D068 0CD0	1429	EXH YD,SR,IR	SWAP B0:B15 & B16:B31, EXIT.		32314290
0000 0320	1431 LM	EQU *	ENTERED VIA DROM1	* D1 *	32314310
0320 FD88 3244	1432	BT YDC,LM1,DR4+I4	BRANCH: LOADING R15		32314320
0321 0060 00A0	1433	L MRO,YDI			32314330
0322 001B 800F	1434	SI CNTR,MRO,15	CALCULATE STEPS REQ'D		32314340
0323 F068 0052	1435 LMLOOP	L YD,MDR,DR4+YDP1	(AUTO-I4) LOAD DATA		32314350
0324 0068 0050	1436 LM1	L YD,MDR	LOAD LAST DATA TO R15		32314360
0325 DCB0 3260	1437	BT MAT+MPE,**1,IR	BRANCH: ERROR; ELSE EXIT.		32314370
0326 5E00 0AD0	1438	B LMFAULT,ENACK	GO REPORT FAULT TO USER.		32314380
0000 0327	1440 LM.ENT	EQU *	MEMORY READING FIRST DATA		32314400
0327 006B 800F	1441	LI CNTR,15			32314410
0328 F068 0052	1442	L YD,MDR,YDP1+DR4	(AUTO-I4)		32314420
0329 0068 0052	1443	L YD,MDR,YDP1	LOAD R15		32314430
032A 0E01 00E0	1444	RETN	AND RETURN.		32314440
0000 032B	1446 LA	EQU *	ENTERED VIA DROM1	* E6 *	32314450
032B D068 0060	1447	L YD,MAR,IR	YD = CALCULATED ADDRESS.		32314470

LOADS AND STORES

0000	032C	1449	LRA	EQU *	ENTERED VIA DROM1	* 63 *	32314490
032C	F020	1450		NI MRO,YD,'FF',EXH+DR4	MRO = SEGMENT # FORM 00XX0000;		32314500
032D	0013	1451		SDEC MR3,MR3,MR3	FETCH PSTD WHILE FORMING		32314510
032E	0063	1452		LHL MR3,MR3,I4	CONSTANT '0001FFFF'		32314520
032F	0033	1453		O MR3,MR3,MR3,SLL	.		32314530
0330	F061	1454		L MR1,MDR,DR4	MR1 = PSTD; FETCH SST		32314540
0331	001C	1455		S NULL,MRO,MR1,SRL	(PST SIZE - 1) LESS SEGMENT #		32314550
0332	0C40	1456		BT C,SETCC8A	BRANCH: PST SIZE EXCEEDED; UNMAPPED.		32314560
0333	002E	1457		N SR,MR3,MDR	SR = A(SST)/128		32314570
0334	0062	1458		L MR2,MDR	MR2 = SST		32314580
0335	0026	1459		N MAR,MR3,MR1	MAR = A(PST)/128		32314590
0336	006B	1460		LI CNTR,7			32314600
0337	0066	1461		SLL MAR,MAR,DWSHFT	MULTIPLY BOTH BY 128.		32314610
0338	0060	1462		EXH MRO,MRO	COMPUTE A(PSTE)		32314620
0339	006B	1463		LI CNTR,3	.		32314630
033A	0060	1464		SLL MRO,MRO	.		32314640
033B	0006	1465		A MAR,MRO,MAR	.		32314650
033C	F060	1466		LI MRO,'80',DR4	FETCH PSTE; MRO = '00000080'		32314660
033D	006C	1467		SLL NULL,MDR	PSTE B01 SET ?		32314670
033E	0E08	1468		BF L,SETCC4	BRANCH: SEGMENT NOT PRESENT.		32314680
033F	002C	1469	LRA.SHAR	N NULL,MPO,MDR,EXH	STE B08 SET (SHARED) ?		32314690
0340	0E18	1470		BF G+L,LRA.PRI	BRANCH: NO. PRIVATE SEGMENT.		32314700
0341	0026	1471		N MAR,MR3,MDR	EXTRACT PSTE OFFSET/RELOC FIELD		32314710
0342	0020	1472		N MRO,MR2,MR3	EXTRACT ENCODED SST SIZE		32314720
0343	0040	1473		X MRO,MRO,MR2	.		32314730
0344	0060	1474		EXH MRO,MRO	GET IN FORM 0000XXXX		32314740
0345	0060	1475		SLL MRO,MRO	SCALE SIZE (8 BYTES/ENTRY)		32314750
0346	001C	1476		SDEC NULL,MRO,MAR,SRL	SST SIZE EXCEEDED ?		32314760
0347	0E40	1477		BF C,SETCC8	BRANCH: SST SIZE EXCEEDED; UNMAPPED.		32314770
0348	0006	1478		A MAR,SR,MAR	A(SST)+BYTE OFFSET		32314780
0349	0062	1479		L MR2,MDR	COPY OF PSTE		32314790
034A	F011	1480		SDEC MR1,MR1,MR1,DR4	FETCH SSTE, BUILD CONSTANT:		32314800
034B	0041	1481		XI MR1,MR1,'1C',EXB	MR1 = 'FFFFFFE3FF'		32314810
034C	0032	1482		O MR2,MR2,MR1,EXH	SET ALL PSTE BITS BUT ACCESS MODES		32314820
034D	006C	1483		SLL NULL,MDR	SSTE B01 SET ?		32314830
034E	0E08	1484		BF L,SETCC4	BRANCH: SEGMENT NOT PRESENT.		32314840
034F	0822	1485		N MR2,MR2,MDR,D2	'AND' SSTE, PSTE ACCESS MODE BITS		32314850
0350	0062	1486	LRA.PRI	L MR2,MDR	COPY PSTE		32314860
0351	0020	1487	LRA.SH2	NI MRO,MR2,'3E',EXH	EXTRACT STE SEGMENT LIMIT FIELD		32314870
0352	0021	1488		NI MR1,YD,'F8',EXB	SEGMENT FIELD FROM PRESENTED ADDRESS		32314880
0353	0060	1489		SLL MRO,MRO	ALIGN..		32314890
0354	0060	1490		EXH MRO,MRO	.		32314900
0355	0060	1491		EXB MRO,MRO	.		32314910
0356	001C	1492		S NULL,MR1,MRO,SLL	SEGMENT LIMIT EXCEEDED ?		32314920
0357	0C40	1493		BT C,SETCC8	BRANCH: SEG LIM VIOLATION (UNMAPPED)		32314930
0358	0020	1494		N MRO,MR2,MR3	EXTRACT STE SRF FIEL)		32314940
0359	006B	1495		LI CNTR,7			32314950
035A	0060	1496		SLL MRO,MRO	MULTIPLY BY 128		32314960
035B	0008	1497		A YD,MRO,YD,LHL	TRANSLATE ADDRESS		32314970
035C	0062	1498		EXH MR2,MR2	TO TEST ACCESS PRIVILEGES -		32314980
035D	0042	1499		XI MR2,MR2,'1C',EXB	CONVERT ACCESS PRIV'S TO PROTECT KEYS		32314990
035E	00AC	1500		NI NULL,MR2,'08',EXB+JAM	CC = 2 IF WRITE-PROTECT		32315000
035F	002C	1501		NI NULL,MR2,'14',EXB	TEST READ, EXECUTE PROTECT		32315010
0360	DC18	1502		BT G+L,ADDCC1,IR	BRANCH: READ OR EXECUTE PROTECTED.		32315020



## LOADS AND STORES

0000 0361	1504	TS	EQ	*	ENTERED VIA DROM1	* E0 *	32315040
0361 906C 0170	1505		-	NULL,NULL,RAS	READ HALFWORD, WRITE BACK NEGATIVE.		32315050
0362 DOEC 0550	1506		EXIT	NULL,MDR,IR+JAM	TEST HALFWORD READ, EXIT.		32315060
0000 0363	1508	STH	EQ	*	ENTERED VIA DROM1	* 40 *	32315080
0000 0363	1509	ST	EQ	*	ENTERED VIA DROM1	* 50 *	32315090
0363 0865 0080	1510		-	MDR,YD,D2	DATA TO MDR; VECTOR TO STH.D2, STF.D2		32315100
0000 0364	1512	STM	EQ	*	ENTERED VIA DROM1	* D0 *	32315120
0364 0065 0080	1513		-	MDR,YD	DATA TO STORE		32315130
0365 0060 00A2	1514		-	MRO,YDI,YDP1			32315140
0366 001B 8010	1515		-	CNTR,MRO,16	STEPS REQUIRED		32315150
0367 7865 0082	1516	STMLOOP	I	MDR,YD,DW4+YDP1+D2	STORE, READY FOR NEXT (AUTO-I4)		32315160
	1517	*			LOOP THROUGH R15, VECTOR TO EXIT		32315170
0000 0368	1519	STM.ENT	EQ	*	STORES 16 REGISTERS		32315190
0368 0065 0082	1520		-	MDR,YD,YDP1	FIRST DATA TO STORE		32315200
0369 006B 800F	1521		-	CNTR,15	STEPS REQUIRED		32315210
036A 7065 0082	1522		-	MDR,YD,DW4+YDP1	STORE, READY FOR NEXT (AUTO-I4)		32315220
036B 7E01 00E4	1523		EXIT	DW4+I4	STORE LAST, RETURN.		32315230

## BIT INSTRUCTIONS

0000 036C	1525	RXBIT	EQU *	ENTERED VIA DROM1	32315250
036C 0061 0E80	1526		SRL MR1,YD	BIT PCINTER:	32315260
036D 0061 0E10	1527		SRL MR1,MR1		32315270
036E 0006 6E10	1528		A MAP,SR,MR1,SRL	FETCH APPROPRIATE HALFWORD.	32315280
036F B061 8080	1529		LI MR1,'80',DR2	SET MASK BIT = '00000080'	32315290
0370 002B C007	1530		NI CNTR,YD,7	LOAD COUNTER WITH SHIFT COUNT	32315300
0371 0861 0E10	1531		SRL MR1,MR1,D2	(REPEATS) POSITION MASK BIT	32315310
	1532	*		VECTOR TO SBT,RBT,CBT,TBT.	32315320
0000 0372	1534	SBT	EQU *	ENTERED VIA DROM2 (RXBIT) * 75 *	32315340
0372 00AC 1450	1535		N NULL,MR1,MDR,EXB+JAM	TEST OLD STATE, ADJUST G FLAG	32315350
0373 DE10 3740	1536		BF G,**1,IR	EXIT IF ALREADY SET, ELSE:	32315360
0374 0031 1450	1537		O MR1,MR1,MDR,EXB	SET ADDRESSED BIT	32315370
0375 0055 0410	1538		EXB MDR,MR1	POSITION BYTE	32315380
0376 1E00 0130	1539		B EXIT,DW1	STORE BYTE, GO EXIT.	32315390
0000 0377	1541	RBT	EQU *	ENTERED VIA DROM2 (RXBIT) * 76 *	32315410
0377 00A2 1450	1542		N MR2,MR1,MDR,EXB+JAM	TEST OLD STATE, ADJUST G FLAG	32315420
0378 DC10 3790	1543		BT G,**1,IR	EXIT IF ALREADY ZERO, ELSE:	32315430
0379 0041 2450	1544		X MR1,MR2,MDR,EXB	RESET ADDRESSED BIT	32315440
037A 0065 0410	1545		EXB MDR,MR1	POSITION BYTE	32315450
037B 1E00 0130	1546		B EXIT,DW1	STORE BYTE, GO EXIT.	32315460
0000 037C	1548	CBT	EQU *	ENTERED VIA DROM2 (RXBIT) * 77 *	32315480
037C 0042 1450	1549		X MR2,MR1,MDR,EXB	COMPLEMENT ADDRESSED BIT	32315490
037D 0065 0420	1550		EXB MDR,MR2	POSITION BYTE TO STORE	32315500
037E 1022 1020	1551		N MR2,MR1,MR2,DW1	STORE; EXTRACT BIT (NEW STATE)	32315510
037F D0CC 2010	1552		X NULL,MR2,MR1,IR+JAM	SET G FLAG FOR OLD STATE, EXIT.	32315520
0000 0380	1554	TBT	EQU *	ENTERED VIA DROM2 (RXBIT) * 74 *	32315540
0380 D0AC 1450	1555		N NULL,MR1,MDR,EXB+IR+JAM	TEST BIT, SET CC, EXIT.	32315550

## BYTE INSTRUCTIONS

0000 0381	1557 LB	EQU	*	ENTERED VIA DROM2 (RXBYTE)	* D3 *	32315570
0381 D028 6450	1558	N	YD,SR,MDR,EXB+IR	YD = BYTE; EXIT.		32315580
0000 0382	1560 LBR	EQU	*	ENTERED VIA DROM1	* 93 *	32315600
0382 D028 E0FF	1561	NI	YD,SR,'FF',IR	MASK TO 8 BITS IN YD, EXIT.		32315610
0000 0383	1563 STB	EQU	*	ENTERED VIA DROM1	* D2 *	32315630
0383 0865 0480	1564	EXB	MDR,YD,D2	POSITION BYTE; VECTOR TO STB.D2.		32315640
0000 0384	1566 STBR	EQU	*	ENTERED VIA DROM1	* 92 *	32315660
0384 0040 4090	1567	X	MRO,YD,YS	GET DIFFERENCE,		32315670
0385 0020 80FF	1568	NI	MRO,MRO,'FF'	CONSTRAIN TO LOW BYTE.		32315680
0386 D049 5000	1569	X	YS,YS,MRO,IR	SWAP YD B24:31 TO YS B24:31, EXIT.		32315690
0000 0387	1571 CLB	EQU	*	ENTERED VIA DROM2 (RXBYTE)	* D4 *	32315710
0387 0020 40D0	1572	N	MRO,YD,SR	EXTRACT B24:31 (MASK = 'FF')		32315720
0388 0021 6450	1573	N	MR1,SR,MDR,EXB	RX BYTE IN MR1 B24:31		32315730
0389 D09C 1000	1574	S	NULL,MR1,MRO,IR+JAM	SET CC, EXIT.		32315740
0000 038A	1576 EXBR	EQU	*	ENTERED VIA DROM1	* 94 *	32315760
038A 004E 4490	1577	X	SR,YD,YS,EXB	FORM LOGICAL DIFFERENCE		32315770
038B D048 48D0	1578	X	YD,YD,SR,LHL+IR	STORE EXB(YS) TO YD B16:31, EXIT.		32315780
0000 038C	1580 CRC12	EQU	*	ENTERED VIA DROM1	* 5E *	32315800
038C B020 C03F	1581	NI	MRO,YD,'3F',DR2	MASK TO 6 BITS, READ RESIDUAL		32315810
038D 0061 840F	1582	LI	MR1,'0F',EXB	TO BUILD '0F01' CONSTANT		32315820
038E 006A 8C0A	1583	LI	YDI,10	SET COUNT = 6		32315830
038F 0E00 3940	1584	B	CRCA			32315840
0000 0390	1586 CRC16	EQU	*	ENTERED VIA DROM1	* 5F *	32315860
0390 BDC0 39E0	1587	BT	COMM,CRC16AST,DR2	BRANCH: USE COMM ASSIST UNIT.		32315870
0391 0020 C0FF	1588	NI	MRO,YD,'FF'	MASK DATA TO 8 BITS.		32315880
0392 0061 84A0	1589	LI	MR1,'A0',EXB	TO BUILD 'A001' CONSTANT		32315890
0393 006A 8008	1590	LI	YDI,8	SET COUNT = 8		32315900
	1591	*				32315910
0394 0031 9001	1592 CRCA	OI	MR1,MR1,1	BUILD POLYNOMIAL CHECK CONSTANT		32315920
0395 0045 0850	1593	X	MDR,MRO,MDR,LHL	XOR IN RESIDUAL		32315930
0396 0065 0E50	1594 CRCB	SRL	MDR,MDR	SHIFT		32315940
0397 0E40 3990	1595	BF	C,CRCC			32315950
0398 0045 1050	1596	X	MDR,MR1,MDR	XOR IN FEEDBACK ON CARRY		32315960
0399 0F88 3962	1597 CRCC	BF	YDC,CRCE,YDP1	LOOP UNTIL YDCARRY		32315970
039A 3E00 0130	1598	B	EXIT,DW2	STORE NEW RESIDUAL; GO EXIT.		32315980
039B 006C 0178	1600 CRC16AST	L	NULL,NULL,COMM	'CRC16' CMD TO COMM ASSIST		32316000
039C 006C 0058	1601	L	NULL,MDR,COMM	OLD RESIDUAL		32316010
039D 005C 0088	1602	L	NULL,YD,COMM	NEW DATA		32316020
039E 0865 00CC	1603	ACKO	MDR,D2	NEW RESIDUAL; VECTOR TO STH.D2.		32316030

## BYTE INSTRUCTIONS

0000	039F	1605	TLATE	EQU	*	ENTERED VIA DROM1	* E7 *	32316050
039F	F020	1606		NI	MRO,YD,'FF',DR4	EXTRACT BYTE, READ TRTBL ADDRESS		32316060
03A0	0060	1607		SLL	MRO,MRO	COMPUTE ENTRY ADDRESS		32316070
03A1	0006	1608		A	MAR,MRO,MDF	.		32316080
03A2	B06C	1609		L	NULL,NULL,DR2	FETCH ENTRY		32316090
03A3	006E	1610		EXT	SR,MDR			32316100
03A4	0C08	1611		BT	L,LBR	IF NEGATIVE, USE SR B24:B31; ELSE,		32316110
03A5	0864	1612		SLI	LOC,SR,D2	EXECUTE AT TRANSLATION ROUTINE.		32316120
0000	03A6	1614	SCP	EQU	*	ENTERED VIA DROM1	* E3 *	32316140
03A6	B062	1615		L	MR2,MAR,DR2	MR2 = A(CCW)		32316150
03A7	006E	1616		LHL	SR,MDR	SR = CCW		32316160
03A8	0021	1617		NI	MR1,SR,BBIT	TEST BUFFER SWITCH BIT:		32316170
03A9	0031	1618		OI	MR1,MR1,2	GET 2 OR 10		32316180
03AA	0006	1619		A	MAR,MR1,MR2	READ BUFFER BYTE COUNT		32316190
03AB	B040	1620		X	MRO,MR1,SR,SLL+DR2	MRO BIT 30 = FALSE(CCW FBIT)		32316200
03AC	0063	1621		EXT	MR3,MDR	MR3 = BYTE COUNT		32316210
03AD	0C10	1622		BT	G,SETCC4	IF POSITIVE, SET CC = 4, EXIT.		32316220
03AE	0085	1623		AI	MDR,MR3,1,JAM	WRITE INCREMENTED COUNT		32316230
03AF	00EC	1624		EXT	NULL,MDR,JAM	TEST HALFWORD BYTE COUNT:		32316240
		1625	*			IF NOW NEGATIVE, CC = 1		32316250
		1626	*			IF NOW ZERO, CC = 0		32316260
		1627	*			IF NOW POSITIVE CC = 2		32316270
03B0	002F	1628		N	FLR,PSW,MRO	TEST IF BUFFER TO BE SWITCHED.		32316280
03B1	0E10	1629		BF	G,SCP.2	BRANCH: NOT NECESSARY..		32316290
03B2	3066	1630		L	MAR,MR2,DW2	RESTORE CCW.		32316300
03B3	0045	1631		XI	MDR,SR,BBIT	WITH SWITCHED BUFFER BIT		32316310
		1632	*					32316320
03B4	3006	1633	SCP.2	AI	MAR,MR1,2,DW2	SET TO FETCH BUFFER END ADDRESS		32316330
03B5	0006	1634		A	MAR,MR2,MAR	.		32316340
03B6	F02C	1635		NI	NULL,SR,RWBIT,DR4	FETCH; TEST READ/WRITE		32316350
03B7	0C18	1636		BT	G+L,SCP.3	BRANCH: R/W = 1 = WRITE		32316360
03B8	0006	1637		A	MAR,MR3,MDR	R/W = 0 = READ; ADDRESS BYTE		32316370
03B9	0065	1638		EXB	MDR,YD	POSITION DATA BYTE		32316380
03BA	1E00	1639		B	EXIT,DW1	STORE; GO EXIT.		32316390
		1640	*					32316400
03BB	0006	1641	SCP.3	A	MAR,MR3,MDR	R/W = 1 = WRITE; ADDRESS BYTE		32316410
03BC	B86E	1642		LI	SR,'FF',DR2+D2	MASK; FETCH DATA BYTE		32316420
		1643	*			VECTOR TO LB		32316430

## WRITABLE CONTROL STORE INSTRUCTIONS

0000 03BD	1645	ECS	EQU	*	ENTERED VIA DROM1	* E9 *	32316450
03BD 006E 8408	1646		LI	SR,H(WCSLO),EXB	WCS START ADDRESS		32316460
03BE 003E 60A0	1647		0	SR,SR,YDI	DESIRED ENTRY ADDRESS		32316470
0000 03BF	1649	BDCS	EQU	*	ENTERED VIA DROM1	* F5 *	32316480
03BF 006C 00DE	1650		L	NULL,SR,LLINK	LOAD LINK REGISTER		32316500
03C0 0E01 00E0	1651		RETN		TRANSFER TO WCS		32316510
	1652	*			NOTE THAT LOC IS ALREADY INCREMENTED		32316520
	1653	*			BY (LENGTH).		32316530
0000 03C1	1655	RWDCS	EQU	*	(ENTERED VIA DROM1 - *E8*)		32316550
03C1 006F 00A0	1656		L	FLR,YDI	LEGAL SUBFUNCTION ?		32316560
03C2 0C68 0C20	1657		BT	C+V+L,IIINT	BRANCH: NO.		32316570
03C3 0060 0082	1658		L	MRO,YD,YDP1	MRO = WCS START ADRS		32316580
03C4 0063 8004	1659		LI	MR3,4	CONSTANT		32316590
03C5 0000 0090	1660		A	MRO,MRO,YD	WCS END ADRS		32316600
03C6 0061 0A83	1661		SLL	MR1,YD,YDM1	FETCH COUNT		32316610
03C7 DE40 3C80	1662		BF	C,**1,IR	EXIT IF ALREADY NEGATIVE.		32316620
03C8 0006 5A10	1663		A	MAR,YS,MR1,SLL	MAR = 4 X COUNT + START		32316630
03C9 0062 0EA2	1664		SRL	MR2,YDI,YDP1	'E80' OPCODE ?		32316640
03CA 0E18 3D30	1665		BF	G+L,WDCS	BRANCH: YES. ELSE, 'E82' OPCODE.		32316650
0000 03CB	1667	RDCS	EQU	*		*E82*	32316670
03CB 006C 000E	1668		L	NULL,MRO,LLINK			32316680
03CC 0065 0050	1669		L	MDR,MDR	CREATE CLOCK STOP	*R01 1/82*	32316690
03CD 0365 0070	1670		L	MDR,CBUS,RDCS	READ FROM WCS		32316700
03CE 7016 3060	1671		S	MAR,MR3,MAR,DW4	WRITE TO MEMORY, DECREMENT ADDRESS		32316710
03CF 0010 2000	1672		S	MRO,MR2,MRO	DECREMENT WCS POINTER		32316720
03D0 0018 2080	1673		S	YD,MR2,YD	DECREMENT COUNT		32316730
03D1 5D40 7350	1674		BT	INT,INTRPT3,ENACLK	CHECK QUEUED INTERRUPTS -		32316740
03D2 DE08 3CE0	1675		BF	L,RDCS,IR	CONTINUE IF NONE.		32316750
0000 03D3	1677	WDCS	EQU	*		*E80*	32316770
03D3 F016 3060	1678		S	MAR,MR3,MAR,DR4	FETCH DATA; DECREMENT ADDRESS		32316780
03D4 006C 000E	1679		L	NULL,MRO,LLINK	SET WCS POINTER		32316790
03D5 006C 0050	1680		L	NULL,MDR	CREATE CLOCK STOP	*R01 1/82*	32316800
03D6 5D40 7350	1681		BT	INT,INTRPT3,ENACLK	CHECK QUEUED INTERRUPTS		32316810
03D7 03EC 0050	1682		L	NULL,MDR,WDCS	WRITE MEMORY DATA TO WCS		32316820
03D8 0010 2095	1683		SDEC	MRO,MR2,MRO	DECREMENT WCS POINTER		32316830
03D9 0018 2085	1684		SDEC	YD,MR2,YD	DECREMENT COUNT		32316840
03DA DE08 3D30	1685		BF	L,WDCS,IR	CONTINUE IF NOT DONE.		32316850

## HIGH-SPEED DATA HANDLING INSTRUCTIONS

0000	03DB	1687	PB	EQU	*	ENTERED VIA DFOM1	* 62 *	32316870
03DB	BFC0	0BF0	1688	BF	COMM,IIINTA,DR2	BRANCH: ILLEGAL. FETCH RESIDUAL.		32316880
03DC	006C	0C88	1689	EXH	NULL,YD,COMM	COMMAND FROM YD		32316890
03DD	006C	0058	1690	L	NULL,MDR,COMM	OLD RESIDUAL FROM MEMORY		32316900
03DE	006C	0088	1691	L	NULL,YD,COMM	NEW DATA FROM YD		32316910
03DF	0865	00CC	1692	ACKO	MDR,D2	NEW RESIDUAL; VECTOR TO STH.D2.		32316920
0000	03E0	1694	PRR	EQU	*	ENTERED VIA DROM1	* 32 *	32316940
03E0	0FC0	0C20	1695	BF	COMM,IIINT	BRANCH: ILLEGAL.		32316950
03E1	006C	0C88	1696	EXH	NULL,YD,COMM	COMMAND FROM YD		32316960
03E2	006C	0098	1697	L	NULL,YS,COMM	OLD RESIDUAL FROM YS		32316970
03E3	006C	0088	1698	L	NULL,YD,COMM	NEW DATA FROM YD		32316980
03E4	0869	00CC	1699	ACKO	YS,D2	NEW RESIDUAL TO YS; EXIT.		32316990

## FREE SPACE

03E5		1701	IFP	'400'-*	32317010
03E5		1702	DO	'400'-*	32317020
03E5	0000 0000	1703	DC	FREEWORD	32317030
03F6	0000 0000	1703	DC	FREEWORD	32317030
03E7	0000 0000	1703	DC	FREEWORD	32317030
03E8	0000 0000	1703	DC	FREEWORD	32317030
03E9	0000 0000	1703	DC	FREEWORD	32317030
03EA	0000 0000	1703	DC	FREEWORD	32317030
03EB	0000 0000	1703	DC	FREEWORD	32317030
03EC	0000 0000	1703	DC	FREEWORD	32317030
03ED	0000 0000	1703	DC	FREEWORD	32317030
03EE	0000 0000	1703	DC	FREEWORD	32317030
03EF	0000 0000	1703	DC	FREEWORD	32317030
03F0	0000 0000	1703	DC	FREEWORD	32317030
03F1	0000 0000	1703	DC	FREEWORD	32317030
03F2	0000 0000	1703	DC	FREEWORD	32317030
03F3	0000 0000	1703	DC	FREEWORD	32317030
03F4	0000 0000	1703	DC	FREEWORD	32317030
03F5	0000 0000	1703	DC	FREEWORD	32317030
03F6	0000 0000	1703	DC	FREEWORD	32317030
03F7	0000 0000	1703	DC	FREEWORD	32317030
03F8	0000 0000	1703	DC	FREEWORD	32317030
03F9	0000 0000	1703	DC	FREEWORD	32317030
03FA	0000 0000	1703	DC	FREEWORD	32317030
03FB	0000 0000	1703	DC	FREEWORD	32317030
03FC	0000 0000	1703	DC	FREEWORD	32317030
03FD	0000 0000	1703	DC	FREEWORD	32317030
03FE	0000 0000	1703	DC	FREEWORD	32317030
03FF	0000 0000	1703	DC	FREEWORD	32317030
		1704	ENDC		32317040

## ASCII CONSOLE SUPPORT

0000 0010	1706 INDEV EQU '10'	FDX RECEIVER	32317060
0000 0011	1707 OUTDEV EQU '11'	FDX TRANSMITTER	32317070
0000 0021	1708 INCMD EQU '21'	DTR, READ	32317080
0000 0023	1709 OUTCMD EQU '23'	DTR, WRITE	32317090
0000 00EE	1710 FMTCMD EQU 'EE'	ASYNCHRONOUS INTERFACE FORMAT CMD	32317100
	1711 *	FAST CLK, 7 DATA BITS, 2 STOP BITS,	32317110
	1712 *	EVEN PARITY.	32317120
0000 003C	1713 PROMPTC EQU C'<'	PROMPT CHARACTER	32317130
0000 003E	1714 SINGLC EQU C'>'	SINGLE-STEP CHARACTER	32317140
	1715 *		32317150
	1716 * MDR:SR = ACCUMULATOR; MRO = I/O CHARACTER;		32317160
	1717 * YDI = DIGIT COUNTER FOR 'PRNTREG'		32317170
0000 0400	1719 BRK EQU *	ENTERED VIA DROM1 * 88 *	32317190
0400 5E02 0FC0	1720 LINK MINUSLEN,ENACKL	GET UNINCREMENTED LOC	32317200
0000 0401	1722 CATN EQU *	ENTERED VIA IVOA OR THRU COLDSTRT	32317220
0401 506C 00BB	1723 CONSER L NULL,YSI,ENACKL+RCATN	ENSURE XOP UNLOADED FOR RYRX,	32317230
	1724 *	ENABLE CLOCKS, RESET CATN.	32317240
0402 006A 8002	1725 LI YDI,2	LOAD YDI FOR YDFF FUNCTION	32317250
0403 5CC0 0780	1726 BT PPF,PWRDWN,ENACKL	BRANCH: POWER GONE.	32317260
0404 0062 8010	1727 LI MR2,INDEV		32317270
0405 005D 0024	1728 ADRS MR2	ADDRESS INPUT DEVICE	32317280
0406 0062 80EE	1729 LI MR2,FMTCMD		32317290
0407 006D 0022	1730 OC MR2	SET BAUD RATE & FORMAT	32317300
0408 006B 8003	1731 LI CNTR,3		32317310
0409 0066 8028	1732 LI MAR,'28'	A(CONSOLE STATUS); DELAY.	32317320
040A 0062 8021	1733 LI MR2,INCMD		32317330
040B 006D 0022	1734 OC MR2	COMMAND READ MODE	32317340
040C 006B 8003	1735 LI CNTR,3		32317350
040D 0065 8DFF	1736 LI MDR,'FF',RRL	SET NEGATIVE FLAG	32317360
040E 006C 00C1	1737 RD NULL	DUMMY READ TO SET BSY	32317370
040F 606C 0179	1738 L NULL,NULL,PW4+YDFF	RESET MVF, SET 'IN CONSER' FLAG	32317380
0410 OCC8 4DC0	1739 CONS.1 BT PPF+CATN,PPFCHK	BRANCH: POWER FAIL OR HALT/PUN	32317390
0411 006C 0170	1740 L NULL,NULL	(FOR DPCM COMPATIBILITY)	32317400
0412 005F 00C2	1741 SS FLR	GET INPUT DEVICE STATUS	32317410
0413 0E40 4100	1742 BF C,CONS.1	WAIT FOR BSY = 1	32317420
0414 0062 8011	1743 LI MR2,OUTDEV		32317430
0415 006D 0024	1744 ADRS MR2	ADDRESS OUTPUT DEVICE	32317440
0416 0062 8023	1745 LI MR2,OUTCMD		32317450
0417 006D 0022	1746 OC MR2	COMMAND WRITE MODE	32317460
	1747 * FULL-DUPLEX DEVICE IS ASSUMED.		32317470
0418 0E02 4850	1749 ENTRY LINK CRLF	DO CARRIAGE RETURN, LINE FEED	32317490
0419 007E 7000	1751 SHOWPSW L SR,PSW	WILL PRINT PSW	32317510
041A 0E02 4710	1752 LINK PRNTREG6	PRINT PSW VALUE	32317520
041B 006E 0040	1754 SHOWLOC L SR,LOC	WILL PRINT LOC	32317540
041C 0E02 4710	1755 LINK PRNTREG6	PRINT LOC VALUE	32317550
	1756 *		32317560
041D 0E02 4340	1757 NEXTREQ LINK PROMPT	SHOW PROMPT, READ 1ST CHAR	32317570



## ASCII CONSOLE SUPPORT

041E	001C	803C	1759	DECODE	SI	NULL,MRO,PROMPTC	CHARACTER = PROMPTC ?	32317590
041F	0E18	4DB0	1760		BF	G+L,IS.PRMP	BRANCH: YES.	32317600
0420	001C	803E	1761		SI	NULL,MRO,SNGLC	CHARACTER = SNGLC ?	32317610
0421	0E18	4D9B	1762		BF	G+L,IS.SNGLC,RCATN	BRANCH: YES.	32317620
0422	001C	8040	1763		SI	NULL,MRO,C'@'	CHARACTER = @ ?	32317630
0423	0E18	4980	1764		BF	G+L,IS.AT	BRANCH: YES.	32317640
0424	001C	802B	1765		SI	NULL,MRO,C'+'	CHARACTER = + ?	32317650
0425	0E18	49B0	1766		BF	G+L,IS.PLUS	BRANCH: YES.	32317660
0426	001C	802D	1767		SI	NULL,MRO,C'-'	CHARACTER = - ?	32317670
0427	0E18	4A90	1768		BF	G+L,IS.MINUS	BRANCH: YES.	32317680
0428	001C	8052	1769		SI	NULL,MRO,C'R'	CHARACTER = R ?	32317690
0429	0E18	4AC0	1770		BF	G+L,IS.R	BRANCH: YES.	32317700
042A	001C	8046	1771		SI	NULL,MRO,C'F'	CHARACTER = F ?	32317710
042B	0E18	4B40	1772		BF	G+L,IS.F	BRANCH: YES.	32317720
042C	001C	8044	1773		SI	NULL,MRO,C'D'	CHARACTER = D ?	32317730
042D	0E18	4BF0	1774		BF	G+L,IS.D	BRANCH: YES.	32317740
042E	001C	8050	1775		SI	NULL,MRO,C'P'	CHARACTER = P ?	32317750
042F	0E18	4CE0	1776		BF	G+L,IS.P	BRANCH: YES.	32317760
			1777	*				32317770
0430	0E02	4850	1778	QUESTN	LINK	CRLF		32317780
0431	0060	803F	1779		LI	MRO,C'?'	QUESTION INPUT DATA VALIDITY	32317790
0432	0E02	48C0	1780		LINK	OUTCHR		32317800
0433	0E00	41D0	1781		B	NEXTREQ	GET NEXT REQUEST	32317810
			1782	*				32317820
			1783	* DISPLAY PROMPT				32317830
0434	006E	00E0	1784	PROMPT	L	SR,LR	SAVE LINK	32317840
0435	0E02	485D	1785		LINK	CRLF,RFALUT	RESET MAT,MPE,BOUND FAULTS.	32317850
0436	0060	803C	1786		LI	MRO,PROMPTC	PROMPT CHARACTER	32317860
0437	0E02	48C0	1787		LINK	OUTCHR		32317870
0438	006C	00DE	1788		L	NULL,SR,LLINK	RESTORE LINK	32317880
			1789	*			RETURNS VIA LINK	32317890
			1791	* READ CHARACTER FROM CONSOLE DEVICE				32317910
0439	0062	8010	1792	INCHR	LI	MR2,INDEV		32317920
043A	006D	0024	1793		ADRS	MR2	ADDRESS INPUT DEVICE	32317930
043B	006F	00CA	1794	IN.2	SSIB	FLR	SENSE STATUS, PER TEST STRAP	32317940
043C	0CC8	4DCB	1795		BT	CATN+PPF,PPFCHK,RCATN	IF BAD-STATUS HANG	32317950
			1796	*			FROM INPUT DEVICE, DEPRESSING THE	32317960
			1797	*			RUN SWITCH CAUSES THE PROCESSOR	32317970
			1798	*			TO ENTER THE RUN MODE AT THE	32317980
			1799	*			ADDRESS SPECIFIED BY LOC.	32317990
043D	0C40	43B1	1800		BT	C,IN.2,CYD&SWA	WAIT FOR INPUT.	32318000
043E	0060	00C1	1801		RD	MRO	INPUT CHARACTER	32318010
043F	006F	00C2	1802		SS	FLR		32318020
0440	0E40	43F0	1803		BF	C,*-1	WAIT FOR BSY = 1	32318030
0441	0062	8011	1804		LI	MR2,OUTDEV		32318040
0442	006D	0024	1805		ADRS	MR2	ADDRESS OUTPUT DEVICE	32318050
0443	006F	00C2	1806		SS	FLR		32318060
0444	0C40	4430	1807		BT	C,*-1	WAIT FOR NOT BUSY	32318070
0445	006D	0001	1808		WD	MRO	ECHO RECEIVED CHARACTER	32318080
0446	006F	00C2	1809		SS	FLR		32318090
0447	0C40	4460	1810		BT	C,*-1	WAIT FOR NOT BUSY	32318100
			1811	*				32318110

## ASCII CONSOLE SUPPORT

0448	0020	807F	1812	NI	MRO,MRO,'7F'	MASK TO 7-BITS	32318120
0449	001C	8020	1813	SI	NULL,MRO,C'	BLANK/SPACE ?	32318130
044A	0E18	4390	1814	BF	G+L,INCHR	BRANCH: YES; IGNORE.	32318140
044B	001C	8060	1815	SI	NULL,MRO,'60'	LOWER CASE ASCII ?	32318150
044C	3C10	44F0	1816	BT	G,IF.DELE	BRANCH: NO.	32318160
044D	0063	8020	1817	LI	MR3,'20'		32318170
044E	0010	3000	1818	S	MRO,MR3,MRO	YES. CONVERT TO UPPER CASE.	32318180
044F	004C	805F	1819	IF.DELE	XI NULL,MRO,'5F'	BACK ARROW/UNDERLINE/DELETE ?	32318190
0450	0E18	4530	1820	BF	G+L,IS.DELE	BRANCH: YES.	32318200
0451	004C	8008	1821	XI	NULL,MRO,'08'	BACKSPACE ?	32318210
0452	0C19	00E0	1822	RETNT	G+L	RETURN IF NOT (NORMAL EXIT).	32318220
0000	0453		1823	IS.DELE	EQU *	BACKSPACE, CTRL-H, BACKARROW, DELETE	32318230
0453	006B	8004	1824	LI	CNTR,4		32318240
0454	0065	0E5C	1825	SEL	MDR,MDR,DWSHFT	SHIFT NUMBER IN (MDR:SR) RIGHT 4	32318250
0455	0E00	4390	1826	B	INCHR	TRY AGAIN	32318260
0456	0061	00E0	1828	TRYMOD	L MR1,LR	SAVE LINK	32318280
0457	0E02	4340	1829	LINK	PROMPT	SHOW PROMPT, READ 1ST CHAR	32318290
0458	001C	803D	1830	SI	NULL,MRO,C'='	EQUAL SIGN ?	32318300
0459	0C18	41E0	1831	BT	G+L,DECODE	BRANCH: NO.	32318310
045A	006C	001E	1832	L	NULL,MR1,LLINK	RESTORE LINK	32318320
			1833	*		RETURNS VIA LINK	32318330
			1835	*	ACCUMULATE HEXADECIMAL INPUT		32318350
			1836	*	USES CHAINED (MDR:SR) AS 64-BIT	ACCUMULATOR	32318360
045E	006E	0170	1837	ACCUM	L SR,NULL	CLEAR ACCUMULATOR	32318370
045C	0065	0170	1838	L	MDR,NULL		32318380
045D	0061	00E0	1839	L	MR1,LR	SAVE LINK	32318390
045E	0E02	4390	1840	ACCUM1	LINK INCHR		32318400
045F	006C	001E	1841	L	NULL,MR1,LLINK	RESTORE LINK	32318410
0460	004C	800D	1842	XI	NULL,MRO,'0D'	CARRIAGE RETURN ENTERED ?	32318420
0461	0E19	00E0	1843	RETNT	G+L	BRANCH: YES, RETURN TO CALLER.	32318430
0462	0063	8030	1844	LI	MR3,'30'		32318440
0463	0010	3000	1845	S	MRO,MR3,MRO	KEY LESS THAN A ZERO ?	32318450
0464	0C40	4300	1846	BT	C,QUESTN	BRANCH: NOT HEXADECIMAL INPUT	32318460
0465	001C	8009	1847	SI	NULL,MRO,'09'	0 - 9 ?	32318470
0466	0E40	46D0	1848	BF	C,HEX	BRANCH: YES.	32318480
0467	0063	80C7	1849	LI	MR3,'07'		32318490
0468	0010	3000	1850	S	MRO,MR3,MRO	A - F ?	32318500
0469	001C	8010	1851	SI	NULL,MRO,'10'		32318510
046A	0E10	4300	1852	BF	G,QUESTN	BRANCH: NO.	32318520
046B	001C	8009	1853	SI	NULL,MRO,'09'	CHECK FURTHER -	32318530
046C	0E40	4300	1854	BF	C,QUESTN	SPECIAL CHAR NOT RECOGNIZED.	32318540
046D	006B	8004	1855	HEX	LI CNTR,4		32318550
046E	0065	0A5C	1856	SLL	MDR,MDR,DWSHFT	SHIFT ACCUMULATOR LEFT 4 BITS	32318560
046F	003E	6000	1857	O	SR,SR,MRO	APPEND NEW DIGIT	32318570
0470	0E00	45E0	1858	B	ACCUM1	TRY NEXT DIGIT	32318580

## ASCII CONSOLE SUPPORT

		1860	* PRINT REGISTER CONTENTS		32318520
0471	006A 8006	1861	PRNTREG8 LI YDI,6		32318610
0472	0E00 4740	1862	B PRNTREG		32318620
0473	006A 8008	1863	PRNTREG8 LI YDI,8		32318630
0474	0061 00E0	1864	PRNTREG L MR1,LR	SAVE LINK	32318640
0475	0050 00D3	1865	PREG.0 L MRO,SR,YDM1	DECREMENT DIGIT COUNT	32318650
0476	0D88 4810	1866	BT YDC,PREG.2	BRANCH: ALL DIGITS PRINTED.	32318660
0477	0062 0AA0	1867	SLL MR2,YDI	SET UP COUNTER,	32318670
0478	006B 0A20	1868	SLL CNTR,MR2	SHIFT HIGH-ORDER DIGIT	32318680
0479	0060 0E00	1869	SRL MRO,MRO	TO MRO B28:31.	32318690
		1870	*	(NO SHIFT IF CNTR = 0)	32318700
047A	0020 800F	1871	PREG.05 NI MRO,MRO,'0F'	EXTRACT HEXADECIMAL DIGIT;	32318710
047B	0000 8030	1872	NI MRO,MRO,'30'	CONVERT TO ASCII.	32318720
047C	001C 803A	1873	SI NULL,MRO,'3A'	# 0-9 ?	32318730
047D	0C10 47F0	1874	SI G,PREG.1	BRANCH: YES.	32318740
047E	0000 8007	1875	NI MRO,MRO,'07'	# A-F.	32318750
047F	0E02 48C0	1876	PREG.1 LINK OUTCHR		32318760
0480	0E00 4750	1877	B PREG.0	CONTINUE	32318770
		1878	*		32318780
0481	0060 8020	1879	PREG.2 LI MRO,C'		32318790
0482	0E02 48C0	1880	LINK OUTCHR	OUTPUT A SPACE	32318800
0483	006C 001E	1881	L NULL,MR1,LLINK	RESTORE LINK	32318810
0484	0E01 00E0	1882	SETN	RETURN	32318820
		1884	* PERFORM CARRIAGE RETURN/LINE FEED		32318840
0485	0060 800A	1885	CRLF LI MRO,'0A'	LINE FEED	32318850
0486	0055 00E0	1886	L MDR,LR	SAVE LINK	32318860
0487	0E02 48C0	1887	LINK OUTCHR		32318870
0488	0060 800D	1888	LI MRO,'0D'	CARRIAGE RETURN	32318880
0489	0E02 48C0	1889	LINK OUTCHR		32318890
048A	006C 005E	1890	L NULL,MDR,LLINK	RESTORE LINK	32318900
048B	0E01 00E0	1891	SETN	RETURN	32318910
		1893	* OUTPUT CHARACTER TO CONSOLE		32318930
048C	0062 8011	1894	OUTCHR LI MR2,OUTDEV		32318940
048D	006D 0024	1895	ADRS MR2	ADDRESS OUTPUT DEVICE	32318950
048E	006F 00C2	1896	OUT.1 SS FLR		32318960
048F	0CC8 4DC0	1897	BT CATN+PPF,PPFCHK	MUST RETRY IF BAD STATUS	32318970
0490	0C40 48E0	1898	BT C,OUT.1	WAIT FOR NOT BUSY	32318980
0491	006D 0001	1899	WD MRO	OUTPUT CHARACTER	32318990
0492	006F 00C2	1900	SS FLR		32319000
0493	0C40 4920	1901	BT C,*-1	WAIT FOR NOT BUSY	32319010
0494	006D 0171	1902	WD NULL	OUTPUT NULL	32319020
0495	006F 00C2	1903	SS FLR		32319030
0496	0C40 4950	1904	BT C,*-1	WAIT FOR NOT BUSY	32319040
0497	0E01 00E0	1905	SETN	RETURN TO CALLER	32319050
		1907	* MODIFY LOCATION COUNTER		32319070
0498	0E02 45B0	1908	IS.AT LINK ACCUM	GO GET DATA	32319080
0499	0064 00D0	1909	L LOC,SR	UPDATE LOC	32319090
049A	0E00 49D0	1910	B IS.PLO	ENTER COMMON ROUTINE.	32319100

## ASCII CONSOLE SUPPORT

		1912	* PROCEED TO NEXT CELL		32319120
049B	005E 0040	1913	IS.PLUS L SR,LOC	COPY LOC	32319130
049C	0004 E002	1914	AI LOC,SR,2	INCREMENT BY 2	32319140
049D	5E02 485D	1915	IS.PLO LINK CRLF,RFAULT+ENACKL		32319150
049E	005E 0040	1916	L SR,LOC	MOVE LOC TO PRINT REGISTER	32319160
049F	0E02 4710	1917	LINK PRNTREG6	DISPLAY UPDATED LOC	32319170
04A0	0066 0040	1918	L MAR,LOC	READ CONTENTS OF CURRENT CELL	32319180
04A1	B05A 8004	1919	LI YDI,4,DR2	SET DIGIT COUNT = 4	32319190
04A2	006E 0850	1920	LHI SR,MDR	COPY TO ACCUMULATOR	32319200
04A3	5EB2 4740	1921	LINKF MAT+MPE,PRNTREG,ENACKL	DISPLAY MEMORY HALFWORD	32319210
04A4	0EB2 4560	1922	LINKF MAT+MPE,TRYMOD	SEE IF USER WANTS CHANGE	32319220
04A5	0065 00D0	1923	L MDR,SR	STORE IN MEMORY	32319230
04A6	3EB0 49B0	1924	BF MAT+MPE,IS.PLUS,DW2	OPEN + CELL, DISPLAY IF NO ERROR	32319240
04A7	5EA0 401D	1925	BF MAT,CONSER,RFAULT+ENACKL	'ABORT' CONSER IF MPE	32319250
04A8	AE00 401D	1926	B CONSER,PR2+RFAULT	OR IF MAT, RESET MAT ERROR.	32319260
		1928	* PROCEED TO PREVIOUS CELL		32319280
04A9	006E 8002	1929	IS.MINUS LI SR,2	COPY LOC	32319290
04AA	0014 6040	1930	S LOC,SR,LOC	DECREMENT BY 2	32319300
04AB	0E00 49D0	1931	B IS.PLO	ENTER COMMON ROUTINE.	32319310
		1933	* DISPLAY GENERAL REGISTER		32319330
04AC	0E02 45B0	1934	IS.R LINK ACCUM	GET REGISTER NUMBER	32319340
04AD	006A 00DF	1935	L YDI,SR,LYSI	SELECT REGISTER	32319350
04AE	006E 0080	1936	L SR,YD	COPY CONTENTS TO PRINT REGISTER	32319360
04AF	0E02 4850	1937	LINK CRLF		32319370
04B0	0E02 4730	1938	LINK PRNTREG8	DISPLAY REGISTER	32319380
04B1	0E02 4560	1939	IS.RO LINK TRYMOD	SEE IF USER WANTS CHANGE	32319390
04B2	0069 00D0	1940	L YS,SR	LOAD WITH NEW DATA	32319400
04B3	0E00 4B10	1941	B IS.RO	GET NEXT REQUEST.	32319410
		1943	* DISPLAY SPFP REGISTER		32319430
04B4	0F90 4300	1944	IS.F BF FPP,QUESTN	BRANCH: NO FLOATING POINT.	32319440
04B5	0E02 45B0	1945	LINK ACCUM	GET REGISTER NUMBER	32319450
04B6	006A 0ED0	1946	SRL YDI,SR	FORCE REGISTER SELECT EVEN	32319460
04B7	006A 0AAF	1947	SLL YDI,YDI,LYSI		32319470
04B8	011E 0070	1948	RRE SR	AND READ IT.	32319480
04B9	0E02 4850	1949	LINK CRLF		32319490
04BA	0E02 4730	1950	LINK PRNTREG8	SHOW REGISTER CONTENTS	32319500
04BB	0E02 4560	1951	IS.F00 LINK TRYMOD	SEE IF USER WANTS CHANGE	32319510
04BC	006A 00B0	1952	L YDI,YSI	RESELECT REGISTER	32319520
04BD	012C 00DA	1953	LE YD,SR,UNNLD	LOAD REGISTER, UNNORMALIZED	32319530
04BE	0E00 4BB0	1954	B IS.F00		32319540

## ASCII CONSOLE SUPPORT

		1956	* DISPLAY DPF REGISTER	32319560
04BF	0F90 4300	1957	IS.D BF FFF,QUESTN	32319570
04C0	0E02 45E0	1958	LINK ACCUM	32319580
04C1	006A 0ED0	1959	SRL YDI,SR	32319590
04C2	006A 0AAF	1960	SLL YDI,YDI,LYSI	32319600
04C3	021E 0070	1961	RRD SR	32319610
04C4	0E02 4852	1962	LINK CRLF,YDP1	32319620
04C5	0215 0070	1963	RRD MDR	32319630
04C6	0E02 4730	1964	LINK PRNTREG8	32319640
04C7	006E 0050	1965	L SR,MDR	32319650
04C8	0E02 4730	1966	LINK PRNTREG8	32319660
04C9	0E02 4560	1967	IS.D00 LINK TRYMOD	32319670
04CA	006A 00B0	1968	L YDI,YSI	32319680
04CB	020C 0050	1969	LW YD,MDR	32319690
04CC	022C 00DA	1970	LD YD,SR,UNNLD	32319700
04CD	0E00 4C90	1971	B IS.D00	32319710
		1973	* MODIFY PSW	32319730
04CE	0E02 4390	1974	IS.P LINK INCHR	32319740
04CF	004C 800D	1975	XI NULL,MRO,'CD'	32319750
04D0	0C18 4300	1976	BT G+L,QUESTN	32319760
04D1	0E02 4850	1977	LINK CRLF	32319770
04D2	007E 7000	1978	L SR,PSW	32319780
04D3	0E02 4710	1979	LINK PRNTREG6	32319790
04D4	006E 0040	1980	L SR,LOC	32319800
04D5	0F02 4710	1981	LINK PRNTREG6	32319810
04D6	0E02 4560	1982	LINK TRYMOD	32319820
04D7	00E7 00EC	1983	L PSW,SR,JAM	32319830
04D8	0E00 4180	1984	B ENTRY	32319840
		1986	* SINGLE-STEP ONE INSTRUCTION	32319860
04D9	006A 800E	1987	IS.SNGLC LI YDI,6	32319870
04DA	0E00 4DC9	1988	B PPFCHK,YDF	32319880
		1990	* ENTER RUN MODE	32319900
0000	04DB	1991	IS.PRMP EQU *	32319910
04DB	0E02 485E	1992	LINK CRLF,RCATN	32319920
0000	04DC	1993	PPFCHK EQU *	32319930
04DC	5CC0 07E0	1994	BT PPF,PPF,RFAULT+ENACK	32319940
04DD	006C 00E0	1995	L NULL,ZMAR	32319950
04DE	006E 802E	1996	LI MAR,'28'	32319960
04DF	0020 F480	1997	NI MRO,PSW,'80',EXB	32319970
04E0	00C7 7000	1998	X PSW,PSW,MRO,JAM	32319980
04E1	0065 0170	1999	L MDR,NULL	32319990
04E2	6E00 0130	2000	B EXIT,PW4	32320000

## PRIVILEGED SYSTEM FUNCTION (PSF)

0000	04E3	2002	PSF	EQU	*	ENTERED VIA DROM1	* DF *	32320020
04E3	0063	80E0	2003	LI	MR3,PSFTAB	BASE ADDRESS OF BRANCH TABLE		32320030
04E4	0033	30A0	2004	O	MR3,MR3,YDI	ADD CCDE		32320040
04E5	006F	003E	2005	L	FLR,MR3,LLINK	BRANCH ADDRESS; TEST SUBFUNCTION:		32320050
04E6	0E41	00E1	2006	RETNF	C,CYD&SWA	BRANCH: CODES 0-7 OK.		32320060
04E7	0C38	0C20	2007	BT	V+G+L,IIINT	ILLEGAL SUBFUNCTION.		32320070
04E8	006A	8002	2009	RMVF	LI	YDI,2	CODE 8 - RESET MEM VOLTAGE FAILURE	32320090
			2010	*		FALL THROUGH LSTD1 FOR YDFF FUNCTION.		32320100
04E9	086C	0059	2012	LSTD1	L	NULL,MDR,YDFF+D2	LOAD DATA FOR LSSTD, LPSTD FUNCTION	32320120
			2013	*		VECTOR TO EXIT.		32320130
0000	04EA	2015	REL	EQU	*	CODE 0 - READ ERROR LOGGER		32320150
04EA	0036	D002	2016	OI	MAR,YS,'02'	'ERROR LOGGER ADDRESS' ON HW BOUND		32320160
04EB	C06A	00B0	2017	L	YDI,YSI,REL	READ ERROR LOGGER		32320170
04EC	00EC	0552	2018	EXT	NULL,MDR,JAM+YDP1	STATUS TEST IS ON MDR BIT 16		32320180
04ED	D058	0850	2019	LHL	YD,MDR,IR	R2+1 = LOGGER DATA; EXIT, CC SET.		32320190
0000	04EE	2021	STPS	EQU	*	CODE 3 - SAVE PROCESS STATE		32320210
04EE	0073	7003	2022	L	MR3,PSW,YDM1	COPY PSW, POINT R14.		32320220
04EF	0052	0080	2023	L	MR2,YD	COPY PROCESS PSW FROM R14		32320230
04F0	0055	0082	2024	L	MDR,YD,YDP1	STORE PROCESS PSW, POINT R15		32320240
04F1	7040	7054	2025	X	MRO,PSW,MDR,DW4+I4	WILL SELECT USER REGISTER SET		32320250
04F2	0065	0082	2026	L	MDR,YD,YDP1	STORE PROCESS-OLD-LOC, POINT R0		32320260
04F3	7020	80F0	2027	NI	MRO,MRO,'F0',DW4	ONLY THESE BITS CHANGE -		32320270
04F4	0047	7004	2028	X	PSW,PSW,MRO,I4	SELECT USER REGISTER SET.		32320280
04F5	0E02	3684	2029	LINK	STM.ENT,I4	STORE GENERAL REGISTER SET @+12		32320290
04F6	00E7	0030	2030	L	PSW,MR3,JAM	RESTORE ENTRY PSW		32320300
04F7	002C	AC02	2031	NI	NULL,MR2,'02',EXH	INTERRUPTIBLE STATE EXISTS ?		32320310
04F8	0C1A	51D1	2032	LINKT	G+L,STM71,CYD&SWA	BRANCH: YES.		32320320
04F9	002C	AC04	2033	NI	NULL,MR2,'04',EXH	FLOATING POINT LEGAL ?		32320330
04FA	DE18	4FB0	2034	BF	G+L,STPS1,IR	BRANCH: YES. ELSE, EXIT.		32320340
04FB	DD92	5771	2035	LINKT	FPP,STM.ENT,CYD&SWA+IR	BRANCH: FPP EQUIPPED.		32320350
04FC	0E00	58F1	2036	B	STMD,CYD&SWA	STORE DPPP REGISTER SET		32320360
0000	04FD	2038	LDPS	EQU	*	CODE 4 - LOAD PROCESS STATE		32320380
04FD	0063	0054	2039	L	MR3,MDR,I4	SAVE COPY OF PROCESS PSW		32320390
04FE	0040	7034	2040	X	MRO,PSW,MR3,I4	SELECT USER REGISTER SET, ONLY:		32320400
04FF	0020	80F0	2041	NI	MRO,MRO,'F0'	EXTRACT REG SELECT FIELD		32320410
0500	0047	7000	2042	X	PSW,PSW,MRO	SELECT PROCESS REGISTER SET		32320420
0501	FE02	3274	2043	LINK	LM.ENT,DR4+I4	LOAD GENERAL REGISTERS @+12		32320430
0502	002C	BC02	2044	NI	NULL,MR3,'02',EXH	INTERRUPTIBLE STATE EXISTS ?		32320440
0503	0E18	5050	2045	BF	G+L,LDPS0	BRANCH: NO.		32320450
0504	FE02	5194	2046	LINK	LM71,DR4+I4	LOAD SCRATCHPADS		32320460
0505	002C	BC04	2047	LDPS0	NI	NULL,MR3,'04',EXH	FLOATING POINT LEGAL ?	32320470
0506	0C18	5090	2048	BT	G+L,LDPS1	BRANCH: NO.		32320480
0507	DD92	57D1	2049	LINKT	FPP,LME.ENT,CYD&SWA	RESTORE SPPP REGISTER SET		32320490
0508	DD92	59E1	2050	LINKT	FPP,LMD.ENT,CYD&SWA	RESTORE DPPP REGISTER SET		32320500
0509	0006	E004	2051	LDPS1	AI	MAR,SR,4	POINT TO NEW LCC @ +4	32320510
050A	F06E	0034	2052	L	SR,MR3,DR4+I4	SR = NEW PSW; FETCH LOC, POINT +8		32320520
050B	F060	0050	2053	L	MRO,MDR,DR4	MRO = NEW LOC; FETCH PSTD		32320530

## PRIVILEGED SYSTEM FUNCTION (PSF)

050C	006C 0050	2054	L	NULL,MDR	ENSURE DATA READY	32320540
050D	002C B404	2055	NI	NULL,MR3,'04',EXB	NEW PSW B21 SET ?	32320550
050E	0E18 5101	2056	BF	G+L,LDPS3,CYD&SWA	BRANCH: NO. DON'T LOAD PSTD.	32320560
050F	006C 0059	2057	L	NULL,MDR,YDFF	LOAD PSTD (YDI=0)	32320570
0510	0064 0000	2058	L	LOC,MRO	LOAD NEW LOC	32320580
0511	DEB0 1260	2059	BF	MAT+MPE,QTEST,IR	BRANCH: WHOLE LOAD SUCCESSFUL	32320590
		2060	*		GO LOAD PSW, CC, TEST QUEUE SERVICE.	32320600
		2061	*		ELSE, TAKE QUEUED FAULT INTERRUPT.	32320610
0000	0512	2063	ISSV	EQU *	CODE 5 - SAVE INTERRUPTIBLE STATE	32320630
0512	0465 0082	2064	L	MDR,ARSYD,YDP1	DATA TO STORE	32320640
0513	006B 800F	2065	LI	CNTR,15	STEPS REQUIRED	32320650
0514	7465 0082	2066	L	MDR,ARSYD,YDP1+DW4	STORE; READY NEXT (AUTO-I4)	32320660
0515	7E00 0130	2067	B	EXIT,DW4	STORE ARS R15, EXIT.	32320670
0000	0516	2069	ISRST	EQU *	CODE 6 - RESTORE INTERRUPTIBLE STATE	32320690
0516	006B 800F	2070	LI	CNTR,15	STEPS REQ'D (MEMORY READING)	32320700
0517	F468 0052	2071	L	ARSYD,MDR,YDP1+DR4	LOAD DATA, FETCH NEXT (AUTO-I4)	32320710
0518	D468 0050	2072	L	ARSYD,MDR,IR	LOAD ARS R15, EXIT.	32320720
0000	0519	2074	LM71	EQU *	LOADS 16 SCRATCHPAD REGISTERS	32320740
0519	006B 800F	2075	LI	CNTR,15	STEPS REQ'D (MEMORY READING)	32320750
051A	F468 0052	2076	L	ARSYD,MDR,YDP1+DR4	LOAD DATA, FETCH NEXT (AUTO-I4)	32320760
051B	0468 0052	2077	L	ARSYD,MDR,YDP1	LOAD ARS R15,	32320770
051C	0E01 00E0	2078	RETW		RETURN.	32320780
0000	051D	2080	STM71	EQU *	STORES 16 SCRATCHPAD REGISTERS	32320800
051D	0465 0082	2081	L	MDR,ARSYD,YDP1	DATA TO STORE	32320810
051E	006B 800F	2082	LI	CNTR,15	STEPS REQUIRED	32320820
051F	7465 0082	2083	L	MDR,ARSYD,DW4+YDP1	STORE, READY NEXT (AUTO-I4)	32320830
0520	7E01 00E4	2084	RETW	DW4+I4	STORE ARS R15, RETURN.	32320840

## FLOATING POINT INSTRUCTIONS

0000 0521	2086	LER	EQU	*	ENTERED VIA DROM1	* 28 *	32320860
0521 092C 0090	2087		LE	YD,YS,D2	LOAD, VECTOR TO EEXIT		32320870
0000 0522	2089	CER	EQU	*	ENTERED VIA DROM1	* 29 *	32320890
0522 013C 0090	2090		CER	YD,YS	COMPARE		32320900
0523 D18F 0070	2091		RCC	FLR,IR+JAM	SET CC, EXIT (CAN'T INTERRUPT)		32320910
0000 0524	2093	AER	EQU	*	ENTERED VIA DROM1	* 2A *	32320930
0524 094C 0090	2094		AER	YD,YS,D2	ADD, VECTOR TO EEXIT		32320940
0000 0525	2096	SER	EQU	*	ENTERED VIA DROM1	* 2B *	32320960
0525 095C 0090	2097		SER	YD,YS,D2	SUBTRACT, VECTOR TO EEXIT		32320970
0000 0526	2099	MER	EQU	*	ENTERED VIA DROM1	* 2C *	32320990
0526 096C 0090	2100		MER	YD,YS,D2	MULTIPLY, VECTOR TO EEXIT		32321000
0000 0527	2102	DER	EQU	*	ENTERED VIA DROM1	* 2D *	32321020
0527 097C 0090	2103		DER	YD,YS,D2	DIVIDE, VECTOR TO EEXIT		32321030
0000 0528	2105	FXR	EQU	*	ENTERED VIA DROM1	* 2E *	32321050
0528 0060 00A0	2106		L	MRO,YDI	SAVE YDI		32321060
0529 006A 00B0	2107		L	YDI,YSI			32321070
052A 006E 000F	2108		L	SR,MRO,LYSI	AND MAKE SWAP COMPLETE -		32321080
	2109	*			PUT VERY SMALL NUMBER IN SR		32321090
052B 0199 0070	2110		RRE	YS,JAM	GET VALUE, SET CC G,L		32321100
052C 0061 84FF	2111	FXR.010	LI	MR1,'FF',EXB	MASK		32321110
052D 0023 1C90	2112		N	MR3,MR1,YS,EXH	MR3 = SIGN&EXPONENT, FORM 0000XX00		32321120
052E 0049 5C30	2113		X	YS,YS,MR3,EXH	YS = FRACTION ONLY.		32321130
052F 0023 B47F	2114		NI	MR3,MR3,'7F',EXB	MR3 NOW = EXPONENT, FORM 0000XX00		32321140
0530 0061 8482	2115		LI	MR1,'82',EXB	TEST EQUALIZATION:		32321150
0531 0012 1A30	2116		S	MR2,MR1,MR3,SLL	MR2 = EXPONENT DELTA.		32321160
0532 0C40 5420	2117		BT	C,UNDRFLO	BRANCH: EXPONENT UNDERFLOW		32321170
0533 0061 800A	2118		LI	MR1,10	TEST FOR SHIFT:		32321180
0534 0012 1420	2119		S	MR2,MR1,MR2,EXB	MR2 = DIGITS TO SHIFT * 2;		32321190
0535 0C08 5470	2120		BT	L,RIGHT	BRANCH: EXPONENT BETWEEN 41,46.		32321200
0000 0536	2121	LEFT	EQU	*			32321210
0536 001C A004	2122		SI	NULL,MR2,4	TO SHIFT OFF LEFT OF REGISTER ?		32321220
0537 0C40 5430	2123		BT	C,OVERFLO	BRANCH: YES (49100000 OR GREATER)		32321230
0538 006B 0A20	2124		SLL	CNTR,MR2	FOUR SHIFTS PER HEX DIGIT		32321240
0539 0069 0A9C	2125		SLL	YS,YS,DWSHFT	SHIFT (YS:SR) BY HEX DIGITS		32321250
053A 003F 7990	2126	PUTAWAY	O	FLR,PSW,YS,RLL	POSITIVE, EXPECT POSITIVE ?		32321260
053B DC08 53C0	2127		BT	L,FXR.25,IR	BRANCH: NO; MUST ADJUST.		32321270
053C 006C 0A90	2128	FXR.25	SLL	NULL,YS	RESULT SHIFTED INTO BIT 0 ?		32321280
053D 0E40 5410	2129		BF	C,FXR.30	BRANCH: NO - JUST NEEDS NEGATION.		32321290
053E 0C18 5430	2130		BT	G+L,OVERFLO	BRANCH: CANNOT REPRESENT COMPLEMENT		32321300
053F 007F 7000	2131		L	FLR,PSW	WAS SUPPOSED TO BE NEGATIVE ?		32321310
0540 0E08 5430	2132		BF	L,OVERFLO	BRANCH: NO. POSITIVE OVERFLOW.		32321320
0541 D019 D000	2133	FXR.30	SI	YS,YS,0,IR	2'S COMPLEMENT, EXIT.		32321330
	2134	*					32321340
0542 D0E9 0170	2135	UNDRFLO	L	YS,NULL,IR+JAM	EXIT, R1 = CC = 0.		32321350
	2136	*					32321360
0543 0020 F001	2137	OVERFLO	NI	MRO,PSW,'01'	CAPTURE 'L' FLAG FROM CC		32321370
	2138	*			+:00000000 -:00000001		32321380



## FLOATING POINT INSTRUCTIONS

0544	0040	8D03	2139	XI	MRO,MRO,'03',RRL	+:80000001	-:80000000	32321390
0545	0019	8000	2140	SI	YS,MRO,0	+:7FFFFFFF	-:80000000	32321400
0546	DOB F	F004	2141	OI	FLR,PSW,'04',IR+JAM	SET CC OVERFLOW (V) FLAG, EXIT.		32321410
			2142	*				32321420
0547	0012	A000	2143	RIGHT	SI	MR2,MR2,C	GET POSITIVE SHIFT COUNT	32321430
0548	005B	0A20	2144	SLL	CNTR,MR2			32321440
0549	0059	0E90	2145	SRL	YS,YS	SHIFT BY HEX DIGITS		32321450
054A	007F	7000	2146	L	FLR,PSW	SHOULD BE NEGATIVE ?		32321460
054B	DC0B	5410	2147	BT	L,FXR.30,IR	BRANCH: YES. ELSE, EXIT.		32321470
0000	054C		2149	FLR	EQU	*	ENTERED VIA DROM1	* 2F * 32321490
0000	054C		2150	FLDR	EQU	*	ENTERED VIA DROM1	* 3F * 32321500
054C	0020	ED01	2151	NI	MRO,SR,'01',RRL	CAPTURE R2 SIGN BIT		32321510
054D	0061	844E	2152	LI	MR1,'4E',EXB	FOR POSITIVE CONSTANT		32321520
054E	0045	0C10	2153	X	MDR,MRO,MR1,EXH	GET '4E...' OR 'CE...'		32321530
054F	0E08	5510	2154	BF	L,FLR1	BRANCH: NOT NEGATIVE		32321540
0550	001E	E000	2155	SI	SR,SR,0	MAKE (SR) POSITIVE		32321550
0551	0A0C	0050	2156	FLR1	LW	LOAD +/- 4E000000,		32321560
			2157	*		VECTOR TO FLR.020, FLDR.020.		32321570
0552	012C	00D0	2159	FLR.020	LE	YD,SR	LOAD (CAN'T INTERRUPT)	32321590
0553	D18F	0070	2160		RCC	FLR,IR+JAM	CC = 0,1, OR 2. EXIT.	32321600
			2161	*				32321610
0554	022C	00D0	2162	FLDR.020	LD	YD,SR	LOAD (CAN'T INTERRUPT)	32321620
0555	D18F	0070	2163		RCC	FLR,IR+JAM	CC = 0,1, OR 2. EXIT.	32321630
0000	0556		2165	LDR	EQU	*	ENTERED VIA DROM1	* 38 * 32321650
0556	0A2C	0090	2166		LD	YD,YS,D2	LOAD, VECTOR TO EEXIT	32321660
0000	0557		2168	CDR	EQU	*	ENTERED VIA DROM1	* 39 * 32321680
0557	023C	0090	2169		CDR	YD,YS	COMPARE	32321690
0558	D18F	0070	2170		RCC	FLR,IR+JAM	SET CC, EXIT (CAN'T INTERRUPT)	32321700
0000	0559		2172	ADR	EQU	*	ENTERED VIA DROM1	* 3A * 32321720
0559	0A4C	0090	2173		ADR	YD,YS,D2	ADD, VECTOR TO EEXIT	32321730
0000	055A		2175	SDR	EQU	*	ENTERED VIA DROM1	* 3B * 32321750
055A	0A5C	0090	2176		SDR	YD,YS,D2	SUBTRACT, VECTOR TO EEXIT	32321760
0000	055B		2178	MDR	EQU	*	ENTERED VIA DROM1	* 3C * 32321780
055B	0A6C	0090	2179		MDR	YD,YS,D2	MULTIPLY, VECTOR TO EEXIT	32321790
0000	055C		2181	DDR	EQU	*	ENTERED VIA DROM1	* 3D * 32321810
055C	0A7C	0090	2182		DDR	YD,YS,D2	DIVIDE, VECTOR TO EEXIT.	32321820
0000	055D		2184	FXDR	EQU	*	ENTERED VIA DROM1	* 3E * 32321840
055D	0060	00A0	2185		L	MRO,YDI	SAVE YDI	32321850
055E	005A	00B0	2186		L	YDI,YSI		32321860
055F	006C	000F	2187		L	NULL,MRO,LYSI	AND COMPLETE SWAP.	32321870
0560	0299	0070	2188		RRD	YS,JAM	GET HIGH HALF, SET CC G,L	32321880
0561	DC18	5622	2189		BT	G+L,FXDR1,YDP1+IR	EXIT IF TRUE ZERO HIGH HALF	32321890
0562	0A1E	0070	2190	FXDR1	RRD	SR,D2	GET LOW HALF; VECTOR TO FXR.010.	32321900

FLOATING POINT INSTRUCTIONS

0000 0563	2192	STE	EQU	*	ENTERED VIA DROM1	* 60 *	32321920
0563 0915 0070	2193		RRE	MDR,D2	GET DATA, VECTOR TO STF.D2		32321930
0000 0564	2195	LE	EQU	*	ENTERED VIA DROM2 (RXF)	* 68 *	32321950
0564 012C 0050	2196		LE	YD,MDR	LOAD REGISTER,		32321960
0565 D18F 0070	2197		RCC	FLR,IR+JAM	SET CC, EXIT.		32321970
0000 0566	2199	CE	EQU	*	ENTERED VIA DROM2 (RXF)	* 69 *	32321990
0566 013C 0050	2200		CEP	YD,MDR	COMPARE		32322000
0567 D18F 0070	2201		RCC	FLR,IR+JAM	SET CC,EXIT (CAN'T INTERRUPT)		32322010
0000 0568	2203	AE	EQU	*	ENTERED VIA DROM2 (RXF)	* 6A *	32322030
0568 014C 0050	2204		AER	YD,MDR	ADD		32322040
0569 D18F 0070	2205	EEXIT	RCC	FLR,IR+JAM	SET CC, EXIT.		32322050
	2206	*			IF ENABLED FPE FAULT,		32322060
	2207	*			INTERRUPT THROUGH IV18 OCCURS.		32322070
	2208	*			FLAGS ARE STILL VALID IN THAT CASE.		32322080
0000 056A	2210	SE	EQU	*	ENTERED VIA DROM2 (RXF)	* 6B *	32322100
056A 015C 0050	2211		SER	YD,MDR	SUBTRACT		32322110
056B D18F 0070	2212		RCC	FLR,IR+JAM	SET CC, EXIT.		32322120
0000 056C	2214	ME	EQU	*	ENTERED VIA DROM2 (RXF)	* 6C *	32322140
056C 016C 0050	2215		MER	YD,MDR	MULTIPLY		32322150
056D D18F 0070	2216		RCC	FLR,IR+JAM	SET CC, EXIT.		32322160
0000 056E	2218	DE	EQU	*	ENTERED VIA DROM2 (RXF)	* 6D *	32322180
056E 017C 0050	2219		DER	YD,MDR	DIVIDE		32322190
056F D18F 0070	2220		RCC	FLR,IR+JAM	SET CC, EXIT.		32322200
0000 0570	2222	STD	EQU	*	ENTERED VIA DROM1	* 70 *	32322220
0570 0215 0072	2223		RRD	MDR,YDP1	FETCH HIGH HALF DPEP DATA		32322230
0571 7A15 0074	2224		RRD	MDR,DW4+I4+D2	STORE; FETCH LOW; VECTOR TO STF.D2		32322240
0000 0572	2226	STNE	EQU	*	ENTERED VIA DROM1	* 71 *	32322260
0572 006F 00A0	2227		L	FLR,YDI	MUST BE EVEN R1 SELECT		32322270
0573 DE08 5740	2228		BF	L,++1,IR	ELSE, EXIT.		32322280
0574 0115 0072	2229	STNE1	RRE	MDR,YDP1	FETCH SPFP DATA		32322290
0575 7F88 5742	2230		BF	YDC,STNE1,DW4+YDP1	LOOP THROUGH R15 (AUTO-I4)		32322300
0576 D06C 0170	2231		L	NULL,NULL,IR	THEN EXIT.		32322310
0577 0115 0072	2233	STNE.ENT	RRE	MDR,YDP1	FETCH SPFP DATA		32322330
0578 7F88 5772	2234		BF	YDC,STNE.ENT,DW4+YDP1	1 STORE THROUGH R14 (AUTO-I4)		32322340
0579 0E01 00E0	2235		RETW		THEN RETURN.		32322350

## FLOATING POINT INSTRUCTIONS

0000	057A	2237	LME	EQU	*	ENTERED VIA DROM1	* 72 *	32322370
057A	FD88 0132	2238		BT	YDC,EXIT,DR4+YDP1	FETCH DATA (AUTO-I4);		32322380
057B	012C 005A	2239		LE	YD,MDR,UNNLD	LOAD SPFP, UNNORMALIZED		32322390
057C	DF88 57A2	2240		BF	YDC,LME,YDP1+IR	LOOP THROUGH R15, EXIT.		32322400
057D	F06C 0172	2242	LME.ENT	L	NULL,NULL,DR4+YDP1	FETCH SPFP DATA (AUTO-I4)		32322420
057E	012C 005A	2243		LE	YD,MDR,UNNLD	LOAD SPFP, UNNORMALIZED		32322430
057F	0F88 57D2	2244		BF	YDC,LME.ENT,YDP1	LOOP THROUGH R15		32322440
0580	0E01 00E0	2245		RETW		AND RETURN.		32322450
0000	0581	2247	CDADSDMD	EQU	*	ENTERED VIA DROM1		32322470
0581	F06C 0174	2248		L	NULL,NULL,DR4+I4	FETCH HIGH HALF DFPF DATA		32322480
0582	FA0C 0050	2249		LW	YD,MDR,DR4+D2	HIGH HALF; FETCH NEXT;		32322490
		2250		*		VECTOR TO LD,CD,AD,SD,MD,DD,LED.		32322500
0000	0583	2252	LD	EQU	*	ENTERED VIA DROM2 (CDADSDMD)	* 78 *	32322520
0583	022C 0050	2253		LD	YD,MDR	LOW HALF		32322530
0584	D18F 0070	2254		RCC	FLR,IR+JAM	SET CC, EXIT.		32322540
0000	0585	2256	CD	EQU	*	ENTERED VIA DROM2 (CDADSDMD)	* 79 *	32322560
0585	023C 0050	2257		CDR	YD,MDR	COMPARE		32322570
0586	D18F 0070	2258		RCC	FLR,IR+JAM	SET CC, EXIT (CAN'T INTERRUPT)		32322580
0000	0587	2260	AD	EQU	*	ENTERED VIA DROM2 (CDADSDMD)	* 7A *	32322600
0587	024C 0050	2261		ADD	YD,MDR	ADD		32322610
0588	D18F 0070	2262		RCC	FLR,IR+JAM	SET CC, EXIT.		32322620
0000	0589	2264	SD	EQU	*	ENTERED VIA DROM2 (CDADSDMD)	* 7B *	32322640
0589	025C 0050	2265		SDR	YD,MDR	SUBTRACT		32322650
058A	D18F 0070	2266		RCC	FLR,IR+JAM	SET CC, EXIT.		32322660
0000	058B	2268	MD	EQU	*	ENTERED VIA DROM2 (CDADSDMD)	* 7C *	32322680
058B	026C 0050	2269		MDR	YD,MDR	MULTIPLY		32322690
058C	D18F 0070	2270		RCC	FLR,IR+JAM	SET CC, EXIT.		32322700
0000	058D	2272	DD	EQU	*	ENTERED VIA DROM2 (CDADSDMD)	* 7D *	32322720
058D	027C 0050	2273		DDP	YD,MDR	DIVIDE		32322730
058E	D18F 0070	2274		RCC	FLR,IR+JAM	SET CC, EXIT.		32322740
0000	058F	2276	STMD	EQU	*	ENTERED VIA DROM1	* 7E *	32322760
058F	0215 0070	2277		RRC	MDR	READ HIGH HALF, DFPF DATA		32322770
0590	0060 00A2	2278		L	MRO,YDI,YDP1	COMPUTE STEPS REQUIRED		32322780
0591	001B 800F	2279		SI	CNTR,MRO,15	.		32322790
0592	7215 0072	2280		RBD	MDR,DW4+YDP1	STORE; READ NEXT (AUTO-I4)		32322800
0593	7E00 0130	2281		B	EXIT,DW4	STORE LAST, EXIT.		32322810
0594	0215 0072	2283	STMD.ENT	RBD	MDR,YDP1	FETCH DFPF DATA HALF		32322830
0595	006B 800F	2284		LI	CNTR,15	STEPS REQUIRED		32322840
0596	7215 0072	2285		RBD	MDR,DW4+YDP1	STORE; FETCH NEXT (AUTO-I4)		32322850
0597	7E01 00E4	2286		RETW	DW4+I4	STORE LAST, RETURN.		32322860
0000	0598	2288	LMD	EQU	*	ENTERED VIA DROM1	* 7F *	32322880
0598	F06F 00A4	2289		L	FLR,YDI,DR4+I4	FETCH FIRST DATA		32322890

## FLOATING POINT INSTRUCTIONS

0599	0C08 0130	2290		BT	L,EXIT	EXIT IF ODD YDI SPEC, ELSE:	32322900
059A	F20C 0052	2291	LMD.010	LW	YD,MDR,DR4+YDP1	LOAD MSB (AUTO-I4)	32322910
059B	022C 005A	2292		LD	YD,MDR,UNNLD	LOAD LSB, UNNORMALIZED	32322920
059C	0D88 0132	2293		BT	YDC,EXIT,YDP1	EXIT AT R15	32322930
059D	FE00 59A4	2294		B	LMD.010,DR4+I4	FETCH NEXT DATA, LOOP.	32322940
059E	F06C 0174	2296	LMD.ENT	L	NULL,NULL,DR4+I4	FETCH DATA, READY FOR NEXT	32322950
059F	F20C 0052	2297		LW	YD,MDR,DR4+YDP1	LOAD MSB, FETCH NEXT DATA	32322970
05A0	022C 005A	2298		LD	YD,MDR,UNNLD	LOAD LSB, UNNORMALIZED	32322980
05A1	0F88 59E2	2299		BF	YDC,LMD.ENT,YDP1	LOOP THROUGH R15,	32322990
05A2	0E01 00E0	2300		RETN		RETURN.	32323000

## MIXED-MODE/MAGNITUDE FLOATING POINT INSTRUCTIONS

0000 05A3	2302	SWAP	EQU	*	ENTERED VIA DROM1	32323020
05A3 0060 00A0	2303		L	MRO,YDI	REMEMBER R1 SELECT	32323030
05A4 006A 00B0	2304		L	YDI,YSI	SWAP R2 SELECT TO R1 SELECT	32323040
05A5 086C 000F	2305		L	NULL,MRO,LYSI+D2	COMPLETE SWAP;	32323050
	2306	*			VECTOR TO LGDR, LGDR	32323060
0000 05A6	2308	LGDR	EQU	*	ENTERED VIA DROM2 (SWAP)	* 15 * 32323080
05A6 0199 0070	2309		RRE	YS,JAM	COPY SPFP TO GENERAL REGISTER,	32323090
05A7 006C 0170	2310		L	NULL,NULL,IR	EXIT WITH CC = 0, 1, OR 2	32323100
0000 05A8	2312	LGDR	EQU	*	ENTERED VIA DROM2 (SWAP)	* 16 * 32323120
05A8 0299 0072	2313		RRD	YS,YDP1+JAM	LOAD HIGH HALF, SFT CC	32323130
05A9 006C 00BF	2314		L	NULL,YSI,LYSI	POINT USER'S R1+1	32323140
05AA 0219 0070	2315		RRD	YS	LOAD LOW HALF	32323150
05AB 006C 0170	2316		L	NULL,NULL,IR	EXIT WITH CC = 0, 1, OR 2	32323160
0000 05AC	2318	STDE	EQU	*	ENTERED VIA DROM1	* 82 * 32323180
05AC 0215 0070	2319		RRD	MDR	GET HIGH HALF DFPF DATA	32323190
05AD 0E18 2372	2320		BF	G+L,STF.D2,YDP1	BRANCH: STORE ZERO. POINT R1+1.	32323200
05AE 021F 0070	2321		RRD	SR	LOW HALF	32323210
05AF 0113 0070	2322		RRE	MR3	SAVE 'OLD' REGISTER CONTENTS	32323220
05E0 020C 0050	2323		LW	YD,MDR	HIGH HALF, NEW DATA	32323230
05E1 012C 00D0	2324		LE	YD,SR	LOW HALF, NEW DATA. ROUND IT.	32323240
05E2 0102 0070	2325		RCC	MR2	GET RESULTING FLAGS	32323250
05E3 0115 0070	2326		RRE	MDR	AND ROUNDED RESULT.	32323260
05E4 005E 0030	2327		L	SR,MR3	RESTORE 'OLD' DATA	32323270
05E5 012C 00DA	2328		LE	YD,SR,UNNLD		32323280
05E6 006F 0020	2329		L	FLR,MR2	TEST FLAGS RESULTING FROM ROUND:	32323290
05E7 0E20 2370	2330		BF	V,STF.D2	BRANCH: NO ERROR. GO STORE.	32323300
05E8 0E18 2370	2331		BF	G+L,STF.D2	IGNORE UNDERFLOW, GO STORE ZERO	32323310
05E9 0E00 0D30	2332		B	AFAUL4	BRANCH: OVERFLOW.	32323320
0000 0564	2334	LED	EQU	LE	ENTERED VIA DROM2 (CDADSDND)	* 84 * 32323340
0000 05BA	2336	LDE	EQU	*	ENTERED VIA DROM1	* 87 * 32323360
05BA F06E 0170	2337		L	SR,NULL,DR4	FETCH SPFP DATA	32323370
05BB 020C 0050	2338		LW	YD,MDR	LOAD HIGH-HALF TO DOUBLE REG.	32323380
05BC 0A2C 00D0	2339		LD	YD,SR,D2	FOLLOWED BY ZEROS; GO TO EEXIT.	32323390

## MIXED-MODE/MAGNITUDE FLOATING POINT INSTRUCTIONS

0000 05BD	2341	LEDR	EQU *	ENTERED VIA DROM1	* A4 *	32323410
05BD 0060 00A0	2342	L	MRO,YDI	REMEMBER R1 SELECT		32323420
05BF 006A 00B0	2343	L	YDI,YSI	SELECT R2		32323430
05BF 0215 0072	2344	RRD	MDR,YDP1	HIGH HALF		32323440
05C0 021E 0070	2345	RRD	SR	LOW HALF		32323450
05C1 006A 0000	2346	L	YDI,MRO	RESELECT R1		32323460
05C2 020C 0050	2347	LW	YD,MDR	LOAD HIGH HALF		32323470
0000 05C3	2349	LEGR	EQU *	ENTERED VIA DROM1	* A5 *	32323490
05C3 092C 00D0	2350	LE	YD,SR,D2	LOAD R2 DATA TO SPFP REG,		32323500
	2351	*		VECTOR TO REXIT.		32323510
0000 05C4	2353	LDGR	EQU *	ENTERED VIA DROM1	* A6 *	32323530
05C4 020C 00D0	2354	LW	YD,SR	HIGH HALF		32323540
05C5 006C 00FF	2355	L	NULL,YSI,LYSI	INCREMENT YSI BY 1		32323550
05C6 086E 0090	2356	L	SR,YS,D2	LOW HALF DATA; VECTOR TO LDGP1.		32323560
0000 05C7	2358	LDER	EQU *	ENTERED VIA DROM2 (EVALU)	* A7 *	32323580
05C7 020C 00D0	2359	LW	YD,SR	HIGH HALF		32323590
05C8 006E 0170	2360	L	SR,NULL	FOLLOWED BY ZEPOS		32323600
05C9 022C 00D0	2361	LDGR1	LD	LOAD LOW HALF,		32323610
05CA D18F 0070	2362	RCC	FLR,IR+JAM	SET CC, EXIT.		32323620
0000 05CB	2364	EVALU	EQU *	ENTERED VIA DROM1		32323640
05CB 0060 00A0	2365	L	MRO,YDI	REMEMBER R1 SELECT		32323650
05CC 006A 0090	2366	L	YDI,YSI	SELECT R2		32323660
05CD 011E 0070	2367	RRE	SR	GET SPFP DATA		32323670
05CE 086A 0000	2368	L	YDI,MRO,D2	RESELECT R1,		32323680
	2369	*		VECTOR TO LPER, LCER, LDER.		32323690
0000 05CF	2371	LPER	EQU *	ENTERED VIA DROM2 (EVALU)	* 13 *	32323710
05CF 006E 0AD0	2372	SLL	SR,SR	FORCE POSITIVE		32323720
05D0 006E 0ED0	2373	SRL	SR,SR	.		32323730
05D1 012C 00D0	2374	LF	YD,SR	LOAD SPFP DATA		32323740
05D2 D18F 0070	2375	RCC	FLR,IR+JAM	SET CC, EXIT.		32323750
0000 05D3	2377	LCER	EQU *	ENTERED VIA DROM2 (EVALU)	* 17 *	32323770
05D3 004E ED01	2378	XI	SR,SR,'01',RRL	COMPLEMENT SIGN BIT		32323780
05D4 012C 00D0	2379	LE	YD,SR	LOAD SPFP DATA		32323790
05D5 D18F 0070	2380	RCC	FLR,IR+JAM	SET CC, EXIT.		32323800
0000 05D6	2382	DVALU	EQU *	ENTERED VIA DROM1		32323820
05D6 0060 00A0	2383	L	MRO,YDI	REMEMBER R1 SELECT		32323830
05D7 006A 00B0	2384	L	YDI,YSI	SELECT R2		32323840
05D8 021E 0072	2385	RRD	SR,YDP1	GET MS HALF DFPF DATA		32323850
05D9 0215 0070	2386	RRD	MDR	GET LS HALF DFPF DATA		32323860
05DA 086A 0000	2387	L	YDI,MRO,D2	RESELECT R1; GO TO LPDR, LCDR		32323870

MIXED-MODE/MAGNITUDE FLOATING POINT INSTRUCTIONS

0000 05DB	2389	LPDR	EQU *	ENTERED VIA DROM2 (DVALU) * 33 *	32323890
05DB 006E 0AD0	2390		SLI SR,SR	FORCE POSITIVE	32323900
05DC 006E 0ED0	2391		SRL SR,SR	.	32323910
05DD 020C 00D0	2392		LW YD,SR	LOAD MS HALF MAGNITUDE	32323920
05DE 022C 0050	2393		LD YD,MDR	LOAD LOW HALF,	32323930
05DF D18F 0070	2394		RCC FLR,IR+JAM	SET CC, EXIT.	32323940
0000 05E0	2396	LCDR	EQU *	ENTERED VIA DROM2 (DVALU) * 37 *	32323960
05E0 004E ED01	2397		XI SE,SR,'01',RRL	FLIP SIGN BIT	32323970
05E1 020C 00D0	2398		LW YD,SR	LOAD HIGH HALF COMPLEMENT	32323980
05E2 022C 0050	2399		LD YD,MDR	LOAD LOW HALF	32323990
05E3 D18F 0070	2400		RCC FLR,IR+JAM	SET CC, EXIT.	32324000
	2402		* ERROR ROUTINE CALLED BY ROUTINE	'STBPSTOR'	32324020
05E4 0C80 5E60	2403	STBPS.2	BT MAT+MPE,STBPS.3	BRANCH: ERROR. ELSE,	32324030
05E5 DC10 72F0	2404		BT G,SET.RTN,IR	EXIT IF DONE NOW, OR SET INTPT RETURN	32324040
05E6 0013 00E0	2405	STBPS.3	S MR3,MRO,LR	POINT BACK TO LINK INSTRUCTION	32324050
05E7 006C 003E	2406		L NULL,MR3,LLINK	POINT (LR) TO CALLING INSTRUCTION	32324060
05E8 0E00 72F0	2407		B SET.RTN	AND SERVICE INTERRUPT.	32324070
05E9	2409		IFP '600'--*		32324090
05E9	2410		DO '600'--*		32324100
05E9 0000 0000	2411		DC FREEWORD		32324110
05EA 0000 0000	2411		DC FREEWORD		32324110
05EB 0000 0000	2411		DC FREEWORD		32324110
05EC 0000 0000	2411		DC FREEWORD		32324110
05ED 0000 0000	2411		DC FREEWORD		32324110
05EE 0000 0000	2411		DC FREEWORD		32324110
05EF 0000 0000	2411		DC FREEWORD		32324110
05F0 0000 0000	2411		DC FREEWORD		32324110
05F1 0000 0000	2411		DC FREEWORD		32324110
05F2 0000 0000	2411		DC FREEWORD		32324110
05F3 0000 0000	2411		DC FREEWORD		32324110
05F4 0000 0000	2411		DC FREEWORD		32324110
05F5 0000 0000	2411		DC FREEWORD		32324110
05F6 0000 0000	2411		DC FREEWORD		32324110
05F7 0000 0000	2411		DC FREEWORD		32324110
05F8 0000 0000	2411		DC FREEWORD		32324110
05F9 0000 0000	2411		DC FREEWORD		32324110
05FA 0000 0000	2411		DC FREEWORD		32324110
05FB 0000 0000	2411		DC FREEWORD		32324110
05FC 0000 0000	2411		DC FREEWORD		32324110
05FD 0000 0000	2411		DC FREEWORD		32324110
05FE 0000 0000	2411		DC FREEWORD		32324110
05FF 0000 0000	2411		DC FREEWORD		32324120
	2412		ENDC		

## STRING INSTRUCTIONS

0600		2414	ORG	'600'	MUST BE ON '100' BOUNDARY	32324140
0000 0600		2415	RXRXTAB EQU	*		32324150
0600	0E00 51D0	2416	B	MVTU	CODE 0	32324160
0601	0E00 61D0	2417	B	MOVE	CODE 1	32324170
0602	0E00 6540	2418	B	CPAN	CODE 2	32324180
0603	0E00 6850	2419	B	PMV	CODE 3	32324190
0604	0E00 6FC0	2420	B	UMV	CODE 4	32324200
0000 0605		2422	RXR	EQU *	ENTERED VIA DROM1 * 8C *	32324220
0605	0063 00E0	2423	L	MR3,YSI	GETS XOP, YD2, YS2	32324230
0606	0060 00AF	2424	L	MRO,YDI,LYSI	SAVE YD1	32324240
0607	002A FC02	2425	NI	YDI,PSW,'02',EXH	TEST IIP BIT	32324250
0608	0C18 72A2	2426	BT	G+L,IIPRESUM,YDP1	BRANCH: IN PROGRESS NOW. POINT R1	32324260
0609	0468 00D2	2427	L	ARSYD,SE,YDP1	ARS R1 = OP1 STRING POINTER	32324270
060A	0468 00E2	2428	L	ARSYD,MAR,YDP1	ARS R2 = OP2 STRING POINTER	32324280
060B	002C B480	2429	NI	NULL,MR3,'8C',EXB	IMMEDIATE LEN1 SPEC'D ?	32324290
060C	0C18 60E2	2430	BT	G+L,RXR1,YDP1	BRANCH: YES.	32324300
060D	0060 0090	2431	L	MRO,YS	GET LENGTH FROM LEN1 REGISTER	32324310
060E	0468 0C02	2432	RXR1	L ARSYD,MPO,YDP1	ARS R4 = LEN1	32324320
060F	0020 BCFO	2433	NI	MRO,MR3,'FO'	YD2 SELECT	32324330
0610	006B 8004	2434	LI	CNTR,4		32324340
0611	0060 0E0F	2435	SRL	MRO,MRO,LYSI	POSITION LEN2 SELECT	32324350
0612	002C B440	2436	NI	NULL,MR3,'40',EXB	IMMEDIATE LEN2 SPEC'D ?	32324360
0613	0C18 6150	2437	BT	G+L,RXR2	BRANCH: YES.	32324370
0614	0060 0090	2438	L	MRO,YS	GET LENGTH	32324380
0615	0468 0001	2439	RXR2	L ARSYD,MRO,CYD&SWA	ARS R5 = LEN2	32324390
0616	0468 0430	2440	EXB	ARSYD,MR3	ARS R0 HAS XOP BYTE IN BITS 24:31.	32324400
0617	0420 C01F	2441	NI	MRO,ARSYD,'1F'	GET FUNCTION CODE	32324410
0618	0031 8406	2442	OI	MR1,MRO,H(RXRXTAB),EXB		32324420
0619	006C 001E	2443	L	NULL,MR1,LLINK		32324430
061A	001C 8004	2444	SI	NULL,MRO,4	VALID FUNCTION CODE ?	32324440
061B	0E41 00E0	2445	RETNF C		BRANCH THROUGH TABLE IF YES.	32324450
061C	0E00 0C20	2446	B	IIINT	ILLEGAL CODE	32324460



## STRING INSTRUCTIONS

		2448	*	FOR THE FOLLOWING MOVE ROUTINES, THE FOLLOWING CONVENTIONS HOLD:	32324480		
		2449	*	MVTU: AT INPUT, GRO CONTAINS AN 'ESCAPE' OR 'UNTIL' CHARACTER.	32324490		
		2450	*	GR2 MAY CONTAIN THE ADDRESS OF A TRANS. TABLE.	32324500		
		2452	*	ALL: AT OUTPUT, GR1 IS LOADED WITH THE ADDRESS OF THE NEXT	32324520		
		2453	*	BYTE TO BE PROCESSED IN THE SECOND OPERAND STRING.	32324530		
		2454	*	IF THIS STRING IS OF ZERO LENGTH, THE ADDRESS	32324540		
		2455	*	OF THE SPECIFIED STRING START IS RETURNED.	32324550		
		2457	MVTU	EQU *	(8C/GO)	32324570	
0000	061D	2458	MOVE	EQU *	(8C/01)	32324580	
0000	061D	2459	MOVEP	EQU *	(8C/21)	32324590	
061D	0052 0002	2460	L	MR2,MR0,YDP1	FUNCTION CODE; POINT R1	32324600	
061E	0C18 6222	2461	BT	G+L,MOVEO,YDP1	BRANCH: MOVE OR MOVEP	32324610	
061F	0062 0080	2462	L	MR2,YD	A(TRTBL) FROM GR2	32324620	
0620	0E18 6220	2463	BF	G+L,MOVEO	BRANCH: TRTBL NOT TO BE USED.	32324630	
0621	0032 AD01	2464	OI	MR2,MR2,'01',RRL	MR2 = 80XXXXXX - USING TRTBL.	32324640	
0622	0E02 67A0	2465	MOVEO	LINK	GET PAD CHARACTER IN R0	32324650	
		2466	*		R1 = R1+R4; R2 = R2+R5;	32324660	
		2467	*		FUNCTION CODE TO R3.	32324670	
0623	5E02 72F0	2468	LINK	SET.BTN,ENACK	LOAD INTERRUPT RETURN IN R11	32324680	
0624	0052 80FF	2469	LI	MR2,'FF'	BYTE MASK	32324690	
0625	006E 8001	2470	LI	SR,1	CONSTANT	32324700	
0626	0460 0080	2471	MOVE1	L	MR3,ARSYD	LEN(OPERAND 2) FROM R5	
0627	0E10 6400	2472	BF	G,PADIT	BRANCH: LEN2 DONE (SOURCE)	32324720	
0628	006A 8002	2473	LI	YDI,2		32324730	
0629	0416 0082	2474	MOVE1A	S	MR3,MR0,ARSYD,YDP1	(END2-LEN2) USING R2 IS LOW BYTE	
062A	346C 008F	2475	L	NULL,ARSYD,LYSI+DR2	'FUNCTION CODE' FROM R3; FETCH.	32324750	
062B	0C10 6352	2476	BT	G,MOVE2A,YDP1	BRANCH: MOVE OR MOVEP; POINT R4	32324760	
062C	0E08 6300	2477	BF	L,MVTU2	BRANCH: MVTU, NOT USING TRTBL	32324770	
062D	0023 2453	2478	N	MR3,MR2,MDR,EXB+YDM1	EXTRACT DATA BYTE	32324780	
062E	0405 3082	2479	A	MR3,MR3,ARSYD,YDP1	DATA BYTE + A(TRTBL)	32324790	
062F	306C 017F	2480	L	NULL,NULL,LYSI+DF2	FETCH XLATION DATA; YSI = 0	32324800	
0630	0023 2450	2481	MVTU2	N	MR3,MR2,MDR,EXB	EXTRACT ARGUMENT BYTE	32324810
0631	004C 3090	2482	X	NULL,MR3,YS	SAME AS 'UNTIL' BYTE IN GRO ?	32324820	
0632	0C18 6360	2483	BT	G+L,MOVE2	BRANCH: NO. CONTINUE.	32324830	
0633	00EF 8008	2485	TERMCHAR	LI	FLR,8,JAM	SET CC = 8	32324850
0634	0E00 6500	2486	B	OUTPUT.A	OUTPUT A(STR2 BYTE) = TERM CHAR	32324860	
0635	0023 2450	2488	MOVE2A	N	MR3,MR2,MDR,EXB	STR2 BYTE (MOVE OR MOVEP)	32324880
0636	0461 0081	2489	MOVE2	L	MR1,ARSYD,CYD&SWA	LEN1 FROM R4	32324890
0637	0E10 64F2	2490	BF	G,OUTPUT.Z,YDP1	BRANCH: LEN1 EXHAUSTED.	32324900	
0638	0416 1080	2492	S	MR3,MR1,ARSYD	(END1-LEN1) USING R1	32324920	
0639	0065 0430	2493	EXB	MDR,MR3	POSITION DEST'N BYTE	32324930	
063A	106A 8004	2494	LI	YDI,4,DW1	STORE BYTE, POINT R4	32324940	
063B	0418 6082	2495	S	ARSYD,SR,ARSYD,YDP1	DECREMENT LEN1 IN R4,	32324950	
063C	0418 6080	2496	S	ARSYD,SR,ARSYD	DECREMENT LEN2 IN R5.	32324960	
063D	0460 0081	2497	L	MR0,ARSYD,CYD&SWA	LEN(OPERAND 2) FROM R5	32324970	
063E	5D40 7342	2498	BT	INT,INTRPT5,ENACK+YDP1	BRANCH: SERVICE ANY INTERRUPT;	32324980	
063F	0C10 6292	2499	BT	G,MOVE1A,YDP1	BRANCH: LEN2 NOT EXHAUSTED. ELSE PAD:32324990	32324990	

## STRING INSTRUCTIONS

0000 0540	2501	PADIT	EQU	*	FILLS OUT DESTINATION WITH PADC	32325070
0640 0E02 72F0	2502		LINK	SET.RTN		32325020
0641 006A 8005	2503	PAD.0	LI	YDI,5		32325030
0642 0460 0033	2504		L	MRO,ARSYD,YDM1	GET LEN2 FROM R5 (FOR OUTPUT.A)	32325040
0643 006C 00AF	2505		L	NULL,YDI,LYSI	SELECT R4 AS YS	32325050
0644 04E1 0080	2506		L	MR1,ARSYD,JAM	GET LEN1 FROM R4	32325060
0645 0E10 6503	2507		BF	G,OUTPUT.A,YDM1	BRANCH: ALL DCNE.	32325070
0646 046C 0083	2508		L	NULL,ARSYD,YDM1	CODE FROM R3 - MVTU ?	32325080
0647 0E10 6503	2509		BF	G,OUTPUT.A,YDM1	BRANCH: YES. TERMINATE.	32325090
0648 0416 5081	2510	PAD.1	S	MAR,ARSYS,ARSYD,CYD&SWA	(END1-LEN1) USING (R1-R4)	32325100
0649 0465 0462	2511		EXB	MDE,ARSYD,YDP1	PADC FROM R0	32325110
064A 1061 8001	2512		LI	MR1,1,DW1		32325120
064B 0499 1090	2513		S	ARSYS,MR1,ARSYS,JAM	DECREMENT LEN1 BY 1	32325130
064C 5D40 7340	2514		BT	INT,INTRPT5,ENACKL	SERVICE INTERRUPT	32325140
064D 0C10 6480	2515		BT	G,PAD.1	LOOP IF LEN1 NOT EXHAUSTED.	32325150
064E 0E00 6410	2516		B	PAD.0	GO OUTPUT (END2-LEN2) = END2.	32325160
064F 00EF 8004	2518	OUTPUT.Z	LI	FLR,4,JAM	DEST'N OVERFLOW - SET CC = 4	32325190
0650 5C30 7340	2519	OUTPUT.A	BT	MAT+MPE,INTRPT5,ENACKL	SERVICE ERROR BEFORE LEAVING	32325190
0651 006A 8002	2520		LI	YDI,2	TELL USER WHERE TO RESUME IN STR2:	32325200
0652 0410 0033	2521		S	MRO,MRO,ARSYD,YDM1	(END2-LEN2) USING R2	32325210
0653 0068 0000	2522		L	YD,MRO,IR	THE ADDRESS OF THE NEXT STR2 BYTE	32325220
	2523	*			TO BE PROCESSED IS RETURNED IN GR1.	32325230
	2525	*			FOR THE FOLLOWING COMPARE ROUTINES, THE FOLLOWING CONVENTIONS HOLD:	32325250
	2526	*			ALL: AT OUTPUT, GR1 IS LOADED WITH THE OFFSET OF THE LAST BYTE	32325260
	2527	*			PROCESSED IN THE SECOND OPERAND STRING. FOR	32325270
	2528	*			A NON-EQUAL COMPARE, THIS INDICATES THE FIRST	32325280
	2529	*			(LOWEST-ADDRESSED) STRING 2 BYTE WHICH DOES NOT	32325290
	2530	*			EQUAL THE CORRESPONDING STRING 1 BYTE; PROVIDED	32325300
	2531	*			THAT STRING 2 IS NOT SHORTER THAN STRING 1.	32325310
	2532	*			IF STRING 2 IS OF LENGTH ZERO BYTES, ZERO OFFSET	32325320
	2533	*			IS RETURNED.	32325330
0000 0554	2535	CPAN	EQU	*	(8C/02)	32325350
0000 0654	2536	CPANP	EQU	*	(8C/22)	32325360
0654 0E02 67A0	2537		LINK	GET.END	GET PADC IN R0;	32325370
	2538	*			R1 = R1+R4; R2 = R2+R5;	32325380
0655 006A 8003	2539		LI	YDI,3		32325390
0656 0468 0060	2540		L	ARSYD,MAR	R3 = A(STR2) FOR OFFSET	32325400
0657 006A 8001	2541		LI	YDI,1		32325410
0658 0068 0060	2542		L	YD,MAR	R1 = A(STR2), ALSO FOR OFFSET	32325420
0659 0E02 72F0	2543		LINK	SET.RTN	SET INTERRUPT RETURN IN R11	32325430
065A 0063 90FF	2544		LI	MR3,'FF'	BYTE MASK	32325440
065B 00EF 017F	2545		L	FLR,NULL,LYSI+JAM	YSI = CC = 0	32325450
065C 0062 8001	2546		LI	MR2,1	CONSTANT	32325460
0000 0553	2548	CPAN1	EQU	*		32325480
065D 0461 0083	2549		L	MR1,ARSYD,YDM1	GET LEN2 FROM R5	32325490
065E 0E10 6740	2550		BF	G,CPAN20	BRANCH: LEN2 EXHAUSTED. PAD LEN2.	32325500

## STRING INSTRUCTIONS

065F	045E	0083	2551	L	SR,ARSYD,YDM1	GET LEN1 FROM R4	32325510	
0660	0E10	6663	2552	BF	G,CPAN10,YDM1	BRANCH: LEN1 EXHAUSTED. PAD LEN1.	32325520	
0661	0415	1083	2553	S	MAR,MR1,ARSYD,YDM1	A(BYTE2)=A(END2)-LEN2 USING R2	32325530	
0662	B068	0060	2554	L	YD,MAR,DR2	TO RETURN OFFSET2 IN GR1 AT MISMATCH	32325540	
			2555	*		THIS REFLECTS FIRST MISMATCH ON	32325550	
			2556	*		'FIND STR1 IN STR2' OPERATION, BUT	32325560	
			2557	*		REQUIRES LEN2 >= LEN1 FOR SENSIBLE	32325570	
			2558	*		RESULT.	32325580	
0663	0021	3450	2559	N	MR1,MR3,MDR,EXB	(BYTE2)	32325590	
0664	0416	6082	2560	S	MAR,SR,ARSYD,YDP1	A(BYTE1) USING R1	32325600	
0665	BE00	6782	2561	B	CPAN21,DR2+YDP1		32325610	
			2562	*			32325620	
0000	0566		2563	CPAN10	EQU	*	STRING 1 EXHAUSTED (DEST'N)	32325630
0666	0415	1081	2564	S	MAR,MR1,ARSYD,CYD&SWA	A(BYTE2)=A(END2)-LEN2 USING R2	32325640	
0667	B460	0082	2565	L	MRO,ARSYD,DR2+YDP1	GET PADC FROM RO, FETCH BYTE2	32325650	
0668	0069	0062	2566	L	YD,MAR,YDP1	TO RETURN OFFSET2 IN GR1 AT MISMATCH	32325660	
			2568	CPAN2	N	MR1,MR3,MDR,EXB+YDP1	EXTRACT BYTE2, POINT R3	32325680
0669	0021	3452	2569	CPAN3	S	NULL,MR1,MRO,JAM+YDP1	(BYTE1-BYTE2); CC = 0, 2, OR 9.	32325690
066A	003C	1002	2570	BF	G+L,CPAN4,YDP1	BRANCH: STILL EQUAL.	32325700	
066B	0E1B	6702						
066C	005A	8003	2572	MISMATCH	LI	YDI,3	RETURN STR2 OFFSET OF 1ST MISMATCH:	32325720
066D	0460	0083	2573	L	MRO,ARSYD,YDM1	A(STR2) FROM R3	32325730	
066E	5C30	7343	2574	BT	MAT+MPE,INTREPT5,ENACKL+YDM1	SERVICE ERROR INTERRUPT	32325740	
066F	D01E	0080	2575	S	YD,MRO,YD,IR	RETURN A(BYTE2) - A(STR2) IN R1.	32325750	
			2577	CPAN4	S	ARSYD,MR2,ARSYD,YDM1	DECREMENT LEN2 IN R5	32325770
0670	0418	2083	2578	S	ARSYD,MR2,ARSYD,YDP1	DECREMENT LEN1 IN R4	32325780	
0671	0418	2082	2579	BF	INT,CPAN1	LOOP, UNLESS	32325790	
0672	0F40	65D0	2580	B	INTRPT5,ENACKL	SERVICE ANY INTERRUPT.	32325800	
0673	5E0C	7340						
			2582	CPAN20	EQU	*	STRING 2 EXHAUSTED (SOURCE)	32325820
0000	0674		2583	L	SR,ARSYD,CYD&SWA	LEN1 FROM R4	32325830	
0674	045E	0081	2584	BF	G,MISMATCH,YDP1	BRANCH: LEN1 ALSO EXHAUSTED.	32325840	
0675	0E10	66C2	2585	S	MAR,SR,ARSYD,YDP1	A(BYTE1) = END1-LEN1 USING R1	32325850	
0676	0416	6082	2586	L	MR1,ARSYS,DR2+YDP1	PADC FROM RO; FETCH BYTE	32325860	
0677	B461	0092	2587	CPAN21	N	MRO,MR3,MDR,EXB	EXTRACT BYTE1	32325870
0678	0020	3450	2588	B	CPAN3	AND GC COMPARE WITH PADC IN MR1.	32325880	
0679	0E30	55A0						
			2590	*		ROUTINE CALCULATES (STR1+LEN1), (STR2+LEN2).	32325900	
067A	006A	8005	2591	GET-END	LI	YDI,5	32325910	
067B	0451	0083	2592	L	MR1,ARSYD,YDM1	LEN(OPERAND 2) FROM R5	32325920	
067C	0450	0083	2593	L	MRO,ARSYD,YDM1	LEN(OPERAND 1) FROM R4	32325930	
067D	0458	3023	2594	L	ARSYD,MR2,YDM1	FLAG TO R3	32325940	
067E	0408	1083	2595	A	ARSYD,MR1,ARSYD,YDM1	R2 = END(OPERAND 2)	32325950	
067F	0408	0083	2596	A	ARSYD,MRO,ARSYD,YDM1	R1 = END(OPERAND 1)	32325960	
			2598	*		ROUTINE GETS PAD CHARACTER IN RO.	32325980	
0000	0680		2599	GETPAD	EQU	*	GET REQUIRED PAD CHARACTER	32325990
0680	0423	C020	2600	NI	ARSYD,ARSYD,'20'	XOP BYTE (IN RO) SAYS DEFAULT PAD ?	32326000	
0681	0C19	00E0	2601	RETNT	G+L	BRANCH: RETURN DEFAULT PAD '20'	32326010	
0682	0022	C0FF	2602	NI	MR2,YD,'FF'	GET BYTE FROM GRO B24:31.	32326020	
0683	0458	0020	2603	L	ARSYD,MR2	PADC SAVED IN RO	32326030	
0684	0E31	00E0	2604	RETN		RETURN TO CALLER	32326040	

## STRING INSTRUCTIONS

		2606	*	FOR THE FOLLOWING PACK ROUTINES, THE FOLLOWING CONVENTIONS HOLD:	32326060
		2607	*	ALL: AT INPUT, STRING LENGTHS ONE GREATER THAN SPECIFIED IN	32326070
		2608	*	THE USER-LEVEL INSTRUCTION ARE ASSUMED. NO	32326080
		2609	*	MAXIMUM IS IMPOSED. PACK PROCEEDS RIGHT-TO-LEFT.	32326090
		2610	*	AN ODD NUMBER OF PACKED DATA DIGITS IS ALWAYS	32326100
		2611	*	PRODUCED.	32326110
		2613	*	NO INTERRUPT RESULTS FROM AN INVALID SIGN OR	32326130
		2614	*	DATA DIGIT.	32326140
		2616	*	STANDARD SIGN DIGITS 'C' OR 'D' ARE PRODUCED.	32326160
		2617	*	A STRING REPRESENTING ZERO HAS SIGN DIGIT 'C'.	32326170
		2619	PMV	EQU *	(8C/03) 32326190
0000	0685	2620	PMVA	EQU *	(8C/23) 32326200
		2621		LINK SET.RTN,ENACK	SET INTERRUPT RETURN IN R11 32326210
0685	5E02 72F0	2622		LI YDI,3	32326220
0686	006A 8003	2623		L ARSYD,NULL,JAM	PRESET FLAGS = 0 32326230
0687	04E8 0170	2624		LINK GETBYT.1,YDM1	GET UNPACKED SIGNED BYTE FROM STR2 32326240
0688	0E02 6303	2625		L MRO,SR	MRO:SR = DATA, BOTH FORM 00000CSD 32326250
0689	0060 00D0	2626		DO 4	GET MRO:SR = C000000S:D000000S 32326260
068A		2627		SRL MRO,MRO,DWSHFT	.
068A	0060 0E0C	2627		SRL MRO,MRO,DWSHFT	.
068B	0060 0E0C	2627		SRL MRO,MRO,DWSHFT	.
068C	0060 0E0C	2627		SRL MRO,MRO,DWSHFT	.
068D	0060 0E0C	2627		SRL MRO,MRO,DWSHFT	.
068E	0E02 6C00	2628		LINK SGN.CHK	CHECK (MRO) FOR VALID SIGN DIGIT 32326280
068F	0E02 6C70	2629		LINK DIGITCK	CHECK (MR2) FOR VALID DECIMAL 32326290
0690	006E 0C00	2630		EXH SR,SR	DATA FORM = 000SD000 32326300
0691	003E 04D1	2631		O SR,MRO,SR,EXB+CYD&SWA	FORM PACKED SIGNED BYTE (DS) 32326310
0692	0E02 6392	2632		LINK STORBYTE,YDP1	AND STORE @ (STR1+LEN1) 32326320
0693	0418 3082	2633		S ARSYD,MR3,ARSYD,YDP1	DECREMENT LEN1 IN R4 BY 1, 32326330
0694	0418 3080	2634		S ARSYD,MR3,ARSYD	DECREMENT LEN2 IN R5 BY 1 32326340
0695	0E02 72F0	2635		LINK SET.RTN	SET NEW INTERRUPT RETURN 32326350
		2636	*		IF FAULT, RETRY FROM SIGNED BYTE 32326360
		2638	PMVLP1	EQU *	PACK LOOP. ENTERED WITH YDI=5. 32326380
0000	0696	2639	*		OPERATES RIGHT-TO-LEFT. 32326390
0696	0460 0081	2640		L MRO,ARSYD,CYD&SWA	LEN2 (IN R5) EXHAUSTED ? 32326400
0697	0C08 6DE2	2641		BT L,PUSHP,YDP1	BRANCH: YES. OUTPUT '00' 32326410
0698	0E02 6B02	2642		LINK GETBYT.1,YDP1	GET (LOW) ZONED BYTE 32326420
0699	0E02 6C70	2643		LINK DIGITCK	CHECK (MR2) FOR VALID DECIMAL 32326430
069A	006E 0021	2644		L SR,MR2,CYD&SWA	(LOW) DECIMAL DIGIT 32326440
069B	0063 0172	2645		L MR3,NULL,YDP1	IN CASE OF FLUSH 32326450
069C	0013 3005	2646		SDEC MR3,MR3,MRO	DECR'D LEN2 < 0 ? 32326460
069D	0C08 6A72	2647		BT L,PMVLP002,YDP1	BRANCH: YES, BUT WE HAVE ONE DIGIT 32326470
069E	0406 3082	2648		A MR,MR3,ARSYD,YDP1	A(HIGH BYTE) USING R2 32326480
069F	B062 800F	2649		LI MR2,'OF',DP2	DIGIT MASK; FETCH (HIGH) ZONED BYTE 32326490
06A0	0022 2452	2650		N MR2,MR2,MDR,EXB+YDP1	EXTRACT DATA DIGIT 32326500
06A1	0E18 5A80	2651		BF G+L,PMVLP002A	BRANCH: NEEDN'T PROCESS ZERO DIGIT 32326510
06A2	0E02 5C70	2652		LINK DIGITCK	CHECK (MR2) FOR VALID DECIMAL 32326520
06A3	0062 0A20	2653		SLL MR2,MR2	POSITION HIGH DIGIT 32326530
06A4	0062 0A20	2654		SLL MR2,MR2	.
06A5	0062 0A20	2655		SLL MR2,MR2	.

## STRING INSTRUCTIONS

06A6	003E 6A20	2656	O	SR,SR,MR2,SLL	PACK	32326560
06A7	006A 8004	2657	PMVL002	LI YDI,4		32326570
06A8	046C 0080	2658	PMVL002A	L NULL,ARSYD	LEN1 < 0 ?	32326580
06A9	0C08 5EA1	2659	BT	L,FLUSHP,CYD&SWA	BRANCH: YES. (SR) DATA MUST BE ZERO.	32326590
06AA	0E02 6B92	2660	LINK	STORBYTE,YDP1	STORE PACKED OUTPUT BYTE IN STR1	32326600
06AB	0418 3082	2661	S	ARSYD,MR3,ARSYD,YDP1	DECREMENT LEN1 IN R4 BY 1	32326610
06AC	0418 3085	2662	SDEC	ARSYD,MR3,ARSYD	DECREMENT LEN2 IN R5 BY 2	32326620
06AD	0F40 6960	2663	BF	INT,PMVLP1	LOOP, UNLESS	32326630
06AE	5E00 7340	2664	B	INTRPT5,ENACLK	SERVICE ANY INTERRUPT.	32326640
		2666	*	ROUTINE GETS BYTE FROM MEMORY @ END2		32326660
0000 05AF		2667	GETBYTE	EQU *		32326670
05AF	006A 8002	2668	LI	YDI,2		32326680
05B0	0466 0080	2669	GETBYT.1	L MAR,ARSYD	A(STR2)	32326690
05B1	006A 8005	2670	LI	YDI,5		32326700
05B2	0406 4060	2671	A	MAR,ARSYD,MAR	A(BYTE2) = A(STR2) + LEN2	32326710
05B3	B06E 80FF	2672	LI	SR,'FF',DR2	BYTE MASK	32326720
05B4	002E 6450	2673	N	SR,SR,MDR,EXE	EXTRACT BYTE	32326730
05B5	0022 E00F	2674	NI	MR2,SR,'OF'	LOW DIGIT	32326740
05B6	0023 E0F0	2675	NI	MR3,SR,'FO'	HIGH DIGIT	32326750
05B7	0EB1 00E0	2676	RETNF	MAT+MPE	RETURN	32326760
05B8	5E00 7340	2677	B	INTRPT5,ENACLK	SERVICE ERROR INTERRUPT.	32326770
		2679	*	ROUTINE STORES BYTE IN MEMORY @ END1		32326790
0000 05B9		2680	STORBYTE	EQU *	EXPECTS YDI=1 @ ENTRY	32326800
05B9	0466 0080	2681	L	MAR,ARSYD	A(STR1) FROM R1	32326810
05BA	005A 8004	2682	LI	YDI,4		32326820
05BB	0406 4060	2683	A	MAR,ARSYD,MAR	A(BYTE1) = A(STR1) + LEN1	32326830
05BC	0065 04D0	2684	EXB	MDR,SR		32326840
05BD	1063 8001	2685	LI	MR3,1,DW1	CONSTANT; STORE BYTE.	32326850
05BE	0EB1 00E0	2686	RETNF	MAT+MPE		32326860
05BF	5E00 7340	2687	B	INTRPT5,ENACLK	SERVICE ERROR INTERRUPT	32326870
		2689	*	ROUTINE ADJUSTS CC ACCORDING TO QUEUED DATA IN R3		32326890
0000 06C0		2690	PMVFLAGS	EQU *		32326900
06C0	006A 8003	2691	LI	YDI,3	FLAG REGISTER IS R3	32326910
06C1	042C CC0F	2692	NI	NULL,ARSYD,'OF',EXE	ANY SIGNIFICANCE ?	32326920
06C2	0E19 00E0	2693	RETNF	G+L	BRANCH: NO.	32326930
06C3	04BF 7080	2694	O	FLR,PSW,ARSYD,JAM	GET QUEUED FLAGS	32326940
06C4	0C09 00E0	2695	RETNT	L	BRANCH: ALREADY NEGATIVE.	32326950
06C5	00BF F002	2696	OI	FLR,PSW,2,JAM	SET G FLAG	32326960
06C6	0E01 00E0	2697	RETN		AND RETURN.	32326970
		2699	*	ROUTINE ACCUMULATES SIGNIFICANCE, TESTS FOR VALID DATA		32326990
0000 06C7		2700	DIGITCK	EQU *	CHECKS MR2(28:31) FOR VALID DECIMAL	32327000
06C7	006A 8003	2701	LI	YDI,3	FLAG REGISTER IS R3	32327010

## STRING INSTRUCTIONS

06C8	001C A009	2702	DIGITCK1	SI	NULL,MR2,'09'	VALID DECIMAL NIBBLE ?	32327020
06C9	0E40 6C20	2703		BF	C,DIGC1	BRANCH: YES.	32327030
06CA	0438 C008	2704		OI	ARSYD,ARSYD,'08'	QUEUE C-FLAG	32327040
06CB	0438 4C20	2705	DIGC1	O	ARSYD,ARSYD,MR2,EXH	ACCUMULATE SIGNIF. IN HIGH HALF	32327050
06CC	0E01 00E2	2706		RETN	YDP1	POINT R4, RETURN.	32327060
		2708		*	* ROUTINE CHECKS (MRO) FOR VALID SIGN DIGIT, QUEUES FLAGS.		32327080
		2709		*	* STANDARD SIGN DIGIT RETURNED IN MRO.		32327090
0000	06CD	2710	SGN.CHK	EQU	*		32327100
06CD	004C 8003	2711		XI	NULL,MRO,'03'	PLUS ?	32327110
06CE	0E18 6DC1	2712		BF	G+L,SGPLUS,CYD&SWA	BRANCH: YES.	32327120
06CF	001C 8009	2713		SI	NULL,MRO,'09'	ILLEGAL SIGN DIGIT ?	32327130
06D0	0C40 6D20	2714		BT	C,SGN.CK1	BRANCH: A, B, C, D, E, OR F	32327140
06D1	00BF F008	2715		OI	FLR,PSW,'08',JAM	ILLEGAL. SET C FLAG.	32327150
06D2	042C C020	2716	SGN.CK1	NI	NULL,ARSYD,'20'	"ABSOLUTE" SPEC'D BY C BIT OF XCP ?	32327160
06D3	0C18 6DC0	2717		BT	G+L,SGPLUS	BRANCH: YES.	32327170
06D4	004C 800B	2718		XI	NULL,MRO,'0B'	NEGATIVE ?	32327180
06D5	0E18 6D80	2719		BF	G+L,SGMINUS	BRANCH: YES.	32327190
06D6	004C 800D	2720		XI	NULL,MRO,'0D'	NEGATIVE ?	32327200
06D7	0C18 6DC0	2721		BT	G+L,SGPLUS	BRANCH: NO.	32327210
		2722		*		ILLEGAL TREATED AS PLUS HERE.	32327220
06D8	0060 800D	2723	SGMINUS	LI	MRO,'0D'	SIGN DIGIT	32327230
06D9	006A 8003	2724		LI	YDI,3		32327240
06DA	0438 C001	2725		OI	ARSYD,ARSYD,1	QUEUE L FLAG IN R3	32327250
06DB	0E01 00E0	2726		RETN		RETURN	32327260
06DC	0060 800C	2727	SGPLUS	LI	MRO,'0C'	POSITIVE SIGN DIGIT	32327270
06DD	0E01 00E0	2728		RETN		RETURN	32327280
		2730		*	* ROUTINES STORE REPRESENTATION OF ZERO TO OUTPUT STRING		32327300
06DE	0E02 72F0	2731	PUSHP	LINK	SET.RTN	SET INTERRUPT RETURN	32327310
		2732	*			IF FAULT, RETRY FROM PREVIOUS BYTE	32327320
06DF	006E 0170	2733		L	SR,NULL	DATA '00'	32327330
06E0	0E00 6E30	2734		B	PUSH		32327340
06E1	0E02 72F0	2736	PUSHU	LINK	SET.RTN	SET INTERRUPT RETURN	32327360
		2737	*			IF FAULT, RETRY FROM PREVIOUS BYTE	32327370
06E2	006E 8030	2738		LI	SR,'30'	DATA '30'	32327380
06E3	0E02 6C20	2740	PUSH	LINK	PMVFLAGS	GET QUEUED FLAGS	32327400
06E4	006A 8004	2741		LI	YDI,4		32327410
06E5	046C 0081	2742		L	NULL,ARSYD,CYD&SWA	LEN1 EXHAUSTED ?	32327420
06E6	DE0A 5B92	2743	PUSH.1	LINKF	L,STORBYTE,YDP1+IR	BRANCH: NO.	32327430
06E7	0418 3080	2744		S	ARSYD,MR3,ARSYD	DECREMENT LEN1 BY 1 IN R4	32327440
06E8	0F40 6E41	2745		BF	INT,PUSH.1,CYD&SWA	LOOP UNLESS	32327450
06E9	5E00 7340	2746		B	INTRPTS,ENACLK	SERVICE ANY INTERRUPT.	32327460
		2747	*			IF NOT ERROR, CCOUNT HAS DECREMENTED.	32327470

## STRING INSTRUCTIONS

		2749	*	ROUTINES TEST INPUT DATA FOR ZERO WHEN LEN2 >=0, LEN1 <0.	32327490
0000	06EA	2750	FLUSHP	EQU *	32327500
06EA	0E02 6C00	2751		LINK PMVFLAGS	32327510
06EB	006C 00E0	2752		L NULL,SR	32327520
06EC	0C18 22D1	2753		BT G+L,ADDCC4,CYD&SWA	32327530
06ED	0468 800F	2754		LI ARSYD,'OF'	32327540
06EE	0E00 6F30	2755		B FLUSH	32327550
0000	06EF	2757	FLUSHU	EQU *	32327570
06EF	0E02 6C00	2758		LINK PMVFLAGS	32327580
06F0	006C 0020	2759		L NULL,HR2	32327590
06F1	0C18 22D1	2760		BT G+L,ADDCC4,CYD&SWA	32327600
06F2	0468 80FF	2761		LI ARSYD,'FF'	32327610
06F3	0E02 72F0	2763	FLUSE	LINK SET.RTN	32327630
06F4	0060 017F	2764		L MRO,NULL,LYSI	32327640
06F5	046C 0080	2765		L NULL,ARSYD	32327650
06F6	DC12 6AF0	2766	FLUSH.1	LINKT G,GETBYTE,IR	32327660
06F7	0420 6090	2767		N MRO,SR,ARSYS	32327670
06F8	0C18 22D0	2768		BT G+L,ADDCC4	32327680
06F9	0418 0085	2769		SDEC ARSYD,MRO,ARSYD	32327690
06FA	0F40 6F60	2770		BF INT,FLUSH.1	32327700
06FB	5E00 7340	2771		B INTRPT5,ENACK	32327710

## STRING INSTRUCTIONS

		2773	*	FOR THE FOLLOWING UNPACK ROUTINES, THE FOLLOWING CONVENTIONS HOLD:	32327730
		2774	*	ALL: AT INPUT, STRING LENGTHS ONE GREATER THAN SPECIFIED IN	32327740
		2775	*	THE USER-LEVEL INSTRUCTION ARE ASSUMED. NO	32327750
		2776	*	MAXIMUM IS IMPOSED. UNPACK PROCEEDS RIGHT-TO-LEFT.	32327760
		2777	*	AN ODD NUMBER OF PACKED DATA DIGITS IS ALWAYS	32327770
		2778	*	PROCESSED.	32327780
		2780	*	NO INTERRUPT RESULTS FROM AN INVALID SIGN OR	32327800
		2781	*	DATA DIGIT.	32327810
		2783	*	STANDARD SIGN DIGITS 'C' OR 'D' ARE PRODUCED.	32327830
		2784	*	A STRING REPRESENTING ZERO HAS SIGN DIGIT 'C'.	32327840
0000	06FC	2786	UMV	EQU *	(8C/04) 32327860
0000	06FC	2787	UMVA	EQU *	(8C/24) 32327870
06FC	5202 72F0	2788		LINK SET.RTN,ENACLK	SET INTERRUPT RETURN IN R11 32327880
06FD	006A 8003	2789		LI YDI,3	32327890
06FE	04E8 0170	2790		L ARSYD,NULL,JAM	PRESET FLAGS = 0 32327900
06FF	0E02 6B03	2791		LINK GETBYT.1,YDM1	GET SIGNED BYTE @ (STR2+LEN2) 32327910
0700	0050 0020	2792		L MRO,MR2	SIGN DIGIT, FROM 00000005 32327920
0701	0E02 6CD0	2793		LINK SGN.CHK	CHECK (MRO) FOR VALID SIGN DIGIT 32327930
0702		2794		DO 4	GET MRO:SR IN FORM 00000000:5000000D 32327940
0702	0050 0E0C	2795		SRL MRO,MRO,DWSHFT	. 32327950
0703	0060 0E0C	2795		SRL MRO,MRO,DWSHFT	. 32327950
0704	0060 0E0C	2795		SRL MRO,MRO,DWSHFT	. 32327950
0705	0050 0E0C	2795		SRL MRO,MRO,DWSHFT	. 32327950
0706	0062 08D0	2796		LHL MR2,SR	MR2 = DATA DIGIT, FORM 0000000D 32327960
0707	0E02 6C70	2797		LINK DIGITCK	CHECK (MR2) FOR VALID DECIMAL 32327970
0708	003E 6CD0	2798		O SR,SR,SR,EXH	DATA, FROM SOODS00D 32327980
0709	023E 64D1	2799		SR,SR,SR,EXE+CYD&SWA	DATA, FORM SOODSDSD 32327990
070A	0E02 6B92	2800		LINK STORBYTE,YDP1	STORE IN OUTPUT STRING @ (STR1+LEN1) 32328000
070B	0418 3082	2801		S ARSYD,MR3,ARSYD,YDP1	DECREMENT LEN1 BY 1 IN R4 32328010
070C	0418 3080	2802		S ARSYD,MR3,ARSYD	DECREMENT LEN2 BY 1 IN R5 32328020
070D	0E02 72F0	2803		LINK SET.RTN	SET NEW INTERRUPT RETURN 32328030
		2804	*		IF FAULT, RETRY FROM SIGNED BYTE. 32328040
070E	0060 8001	2805		LI MRO,1	CONSTANT 32328050
0000	070F	2807	UMVLP1	EQU *	UNPACK DATA BYTES 32328070
		2808	*		OPERATES FROM RIGHT TO LEFT 32328080
070F	046C 0081	2809		L NULL,ARSYD,CYD&SWA	LEN2 < 0 IN R5 ? 32328090
0710	0C08 6E12	2810		BT L,PUSHU,YDP1	BRANCH: YES. OUTPUT '30'. 32328100
0711	0E02 6B02	2811		LINK GETBYT.1,YDP1	GET BYTE @ (STR2+LEN2) 32328110
0712	0E02 6C70	2812		LINK DIGITCK	CHECK (LOW) DIGIT FOR VALID DECIMAL 32328120
0713	0456 0081	2813		L MAR,ARSYD,CYD&SWA	LEN1 < 0 ? USING R4. 32328130
0714	0E08 7172	2814		BF L,UMVLP2,YDP1	BRANCH: MORE TO DO. 32328140
0715	0062 00D0	2815		L MR2,SR	COPY BOTH DIGITS TO MR2 FOR FLUSH 32328150
0716	0E00 6EFO	2816		B FLUSHU	GO CHECK FOR ZERO DATA REMAINING. 32328160
0717	003E A030	2817	UMVLP2	OI SR,MR2,'30'	APPEND ZONE 32328170
0718	0406 4062	2818		A MAR,ARSYD,MAR,YDP1	A(BYTE), USING R1 32328180
0719	0065 04D2	2819		EXB MDR,SR,YDP1	POSITION BYTE 32328190
071A	1062 0E32	2820		SRL MR2,MR3,DW1+YDP1	HIGH (PACKED) DIGIT TO MR2 32328200
071B	0E18 7200	2821		BF G+L,UMVLP3	BRANCH: NEED NOT PROCESS ZERO DIGIT 32328210
071C	0062 0E20	2822		SRL MR2,MR2	POSITION 32328220



## STRING INSTRUCTIONS

071D	0062 0E20	2823	SRL	MR2,MR2	.	32328230
071E	0062 0E20	2824	SRL	MR2,MR2	.	32328240
071F	0E02 6C83	2825	LINK	DIGITCK1,YDM1	CHECK (MR2) FOR VALID DECIMAL	32328250
0720	0413 0081	2826	UHVLP3 S	MR3,MRO,ARSYD,CYD&SWA	(LEN1-1) USING R4	32328260
0721	0C08 6EF2	2827	BT	L,FLUSHU,YDP1	BRANCH: LEN1 EXHAUSTED.	32328270
0722	0405 3080	2828	A	MAR,MR3,ARSYD	A(STP1) + (LEN1-1), USING R1	32328280
0723	003E 1030	2829	OI	SR,MR2,'30'	APPEND ZONE	32328290
0724	0065 04D0	2830	EXB	MDR,SR	POSITION OUTPUT BYTE	32328300
0725	1061 8C05	2831	LI	YDI,5,DW1	STORE ZONED BYTE	32328310
0726	0418 0083	2832	S	ARSYD,MRO,ARSYD,YDM1	DECREMENT LEN2 BY 1 IN R5	32328320
0727	0418 0085	2833	SDEC	ARSYD,MRO,ARSYD	DECREMENT LEN1 BY 2 IN R4	32328330
0728	0F40 70F2	2834	BF	INT,UHVLP1,YDP1	LOOP, UNLESS	32328340
0729	5E00 7340	2835	B	INTREPT5,ENACK	SERVICE ANY INTERRUPT.	32328350

STRING INSTRUCTIONS

	2837	*	THIS ROUTINE RESUMES AN INTERRUPTED STRING INSTRUCTION.	32328370
	2838	*	FOR THIS PROCESSOR, PSW BIT 14 IS SET ONLY WHEN SUSPENDING	32328380
	2839	*	A STRING INSTRUCTION TO SERVICE AN INTERRUPT. THIS BIT IS	32328390
	2840	*	ZERO DURING EXECUTION OF THE INSTRUCTION.	32328400
	2842	IIPRESUM EQU *	RESUME INTERRUPTED INSTRUCTION	32328420
0000 072A	2843	XI	PSW,PSW,'02',EXH+JAM ZERO IIP BIT	32328430
072A 00C7 FC02	2844	LI	YDI,11 ARS R11 HAS INTERRUPT RETURN -	32328440
072B 005A 800B	2845	L	NULL,ARSYD,LLINK GET IT,	32328450
072C 046C 008E	2846	LI	YDI,5 POINT R5,	32328460
072D 006A 8005	2847	RETN	AND RESUME.	32328470
072E 0E01 00E0				
	2849	*	THESE ROUTINES ESTABLISH THE CONTROL STORE ADDRESS AT WHICH	32328490
	2850	*	AN INTERRUPTED STRING INSTRUCTION IS TO BE RESUMED, AND	32328500
	2851	*	PERFORM NECESSARY PSW AND LOC ADJUSTMENT PRIOR TO SERVICING	32328510
	2852	*	ANY INTERRUPT.	32328520
	2854	SET.RTN EQU *	SET INTERRUPT RETURN ADDRESS	32328540
0000 072F	2855	LI	YDI,11	32328550
072F 006A 800B	2856	L	ARSYD,LR COPY LINK ADDRESS	32328560
0730 0458 00E0	2857	LI	YDI,5 POINT R5,	32328570
0731 006A 8005	2858	RETNF	INT,ENACKL RETURN IF NO INTERRUPT	32328580
0732 5F41 00E0				
	2860	INTRPT7 EQU *	MEMORY WAS PENDING AT INTERRUPT	32328600
0000 0733	2861	L	NULL,MDR,ENACKL	32328610
0733 506C 0050				
	2863	INTRPT5 EQU *	AN INTERRUPT MUST BE SERVICED.	32328630
0000 0734	2864	OI	PSW,PSW,'02',EXH+JAM SET IIP BIT	32328640
0734 00B7 FC02	2865	INTRPT3 EQU *	ENTER HERE FROM RDCS/WDCS	32328650
0000 0735	2866	LINKF	MAT+MPE,MINUSLEN,IR IF NOT ERROR, POINT LOC BACK HERE	32328660
0735 DEB2 0FC0	2867	*	FOR ERROR, DECREMENTS LATER.	32328670
	2868	B	EXIT,IVJE OPEN INTERRUPT WINDOW.	32328680
0736 0E04 0130				

STRING INSTRUCTIONS

2870 \* FOR THE FOLLOWING LPB ROUTINE, THE FOLLOWING CONVENTIONS HOLD: 32328700  
 2871 \* THE PACKED DECIMAL STRING IS ASSUMED TO BE OF LENGTH 32328710  
 2872 \* 16 BYTES, CONTAINING 31 DATA DIGITS AND A TRAILING 32328720  
 2873 \* SIGN DIGIT. 32328730

2875 \* LEGAL DATA DIGITS ARE ALL BCD DIGITS 0 THROUGH 9. 32328750  
 2876 \* LEGAL POSITIVE SIGN DIGITS ARE 3, A, C, E, F. 32328760  
 2877 \* LEGAL NEGATIVE SIGN DIGITS ARE B, D. 32328770  
 2878 \* A STRING REPRESENTING ZERO MAY HAVE EITHER A POSITIVE 32328780  
 2879 \* OR NEGATIVE SIGN DIGIT. 32328790

2881 \* IF CONVERSION OF THE PACKED DECIMAL NUMBER RESULTS 32328810  
 2882 \* IN ARITHMETIC OVERFLOW, THE DESTINATION REGISTERS 32328820  
 2883 \* ARE UNCHANGED, BUT NO INTERRUPT OCCURS. 32328830

2885 \* IF AN INVALID SIGN DIGIT IS ENCOUNTERED, A DATA 32328850  
 2886 \* FORMAT FAULT, REASON = 2, OCCURS. 32328860

2888 \* IF AN INVALID DATA DIGIT IS ENCOUNTERED, A DATA 32328880  
 2889 \* FORMAT FAULT, REASON = 3, OCCURS. 32328890

2891 \* THE LARGEST NUMBER THAT MAY BE PROCESSED IS 32328910  
 2892 \* +/- 9 223 372 036 854 775 807. 32328920

0000 0737 2894 LPB EQU \* ENTERED VIA DROM1 \* 6F \* 32328940  
 0737 0060 00A0 2895 L MRO,YDI SAVE ENTRY YD SELECT 32328950  
 0738 002A FC02 2896 NI YDI,PSW,'02',EXH TEST IIP BIT 32328960  
 0739 0C18 72A0 2897 BT G+L,IIPRESUM BRANCH: INSTRUCTION IN PROGRESS. 32328970  
 073A 0468 0003 2898 L ARSYD,MRO,YDM1 YD SELECT TO R0 32328980  
 073B 04E8 0173 2899 L ARSYD,NULL,JAM+YDM1 ZERO CC, ACCUMULATOR R15 32328990  
 073C 0468 0173 2900 L ARSYD,NULL,YDM1 AND R14. 32329000  
 073D 0468 0063 2901 L ARSYD,MAR,YDM1 A(STRING) TO R13 32329010  
 073E 0468 8010 2902 LI ARSYD,16 R12 COUNT = (31 DIGITS+SIGN)/2 32329020  
 073F 0418 4170 2903 S ARSYD,ARSYD,NULL 2'S COMPLEMENT COUNT 32329030  
 2904 \* ONLY 19 DIGITS MAY CONTAIN DATA 32329040  
 0740 5E02 72F0 2905 LINK SET.RTN,ESACK SET INTERRUPT RETURN IN R11 32329050  
 0741 006A 800D 2906 LI YDI,13 32329060  
 0742 0466 0080 2907 L MAR,ARSYD A(OPERAND BYTE) FROM R13 32329070  
 0743 3061 80FF 2908 LI MR1,'FF',DR2 MASK; FETCH DATA 32329080

0000 0744 2910 LPB1 EQU \* 32329100  
 0744 0022 145F 2911 N MR2,MR1,WDE,EXB+LYSI EXTRACT DATA; YSI HOLDS LS DIGIT 32329110  
 0745 0E18 74A3 2912 BF G+L,LPB1A,YDM1 BRANCH: ZERO DATA NEED NOT SHIFT. 32329120  
 0746 0062 0E20 2913 SRL MR2,MR2 GET MS DIGIT OF BYTE 32329130  
 0747 0062 0E20 2914 SRL MR2,MR2 . 32329140  
 0748 0062 0E20 2915 SRL MR2,MR2 . 32329150  
 0749 0062 0E20 2916 SRL MR2,MR2 . 32329160  
 074A 0408 4175 2917 LPB1A AINC ARSYD,ARSYD,NULL INCREMENT COUNT IN R12 32329170  
 074B 0E08 7542 2918 BF L,LPB2,YDP1 BRANCH: SIGN NIBBLE COMING 32329180  
 074C 0408 4175 2919 AINC ARSYD,ARSYD,NULL INCREMENT A(STRING) IN R13 32329190  
 074D 0466 0080 2920 L MAR,ARSYD READY FOR FETCH 32329200  
 074E 0E02 76B1 2921 LINK TENXPLUS,CYD&SWA GET (ACCUMULATOR\*10)+(MR2) 32329210  
 074F 0062 00B0 2922 L MR2,YSI LS DIGIT OF BYTE 32329220

## STRING INSTRUCTIONS

0750	0E02 76B1	2923	LINK	TENXPLUS,CYD&SWA	GET (ACCUMULATOR*10)+(MR2)	32329230	
0751	B06A 800D	2924	LI	YDI,13,DR2	FETCH NEXT BYTE	32329240	
0752	0F40 7440	2925	BF	INT,LPB1	LOOP, UNLESS INTERRUPT	32329250	
0753	5E00 7330	2926	B	INTRPT7,ENACK	SERVICE INTERRUPT	32329260	
0000	0754	2928	LPB2	EQU *	PROCESS SIGN NIBBLE, DO OUTPUT	32329280	
0754	0E02 76B1	2929	LINK	TENXPLUS,CYD&SWA	GET (ACCUMULATOR*10)+(MR2)	32329290	
0755	0062 00E0	2930	L	MR2,YSI	MR2 = SIGN DIGIT	32329300	
0756	5CB0 7341	2931	BT	MAT+MPE,INTRPT5,ENACK	CLK+CYD&SWA SERVICE ONLY ERROR	32329310	
		2932	*		RETRY IS FROM FAULTED BYTE	32329320	
0757	004C A003	2933	XI	NULL,MR2,'03'	POSITIVE SIGN ?	32329330	
0758	0E18 7633	2934	BF	G+L,PLUSBIN,YDM1	RECOGNIZE '03' AS POSITIVE	32329340	
0759	001C A009	2935	SI	NULL,MR2,'09'	VALID SIGN ?	32329350	
075A	0E40 0E90	2936	BF	C,FORFAUL2	BRANCH: INVALID SIGN DIGIT, PACKED.	32329360	
075B	004C A00B	2937	XI	NULL,MR2,'0B'	MINUS ?	32329370	
075C	0E18 75F0	2938	BF	G+L,MINUSBIN	BRANCH: IS 'B'	32329380	
075D	004C A00D	2939	XI	NULL,MR2,'0D'	MINUS ?	32329390	
075E	0C18 7630	2940	BT	G+L,PLUSBIN	BRANCH: NOT 'D'	32329400	
0000	075F	2941	MINUSBIN	EQU *		32329410	
075F	0418 4173	2942	S	ARSYD,ARSYD,NULL,YDM1	COMPLEMENT (R15)	32329420	
0760	0E40 7620	2943	BF	C,MINB1	BRANCH: NO CARRY PROPAGATE	32329430	
0761	0408 C001	2944	AI	ARSYD,ARSYD,1	PROPAGATE FOR A 'BORROW'	32329440	
0762	0418 4172	2945	MINB1	S	ARSYD,ARSYD,NULL,YDP1	COMPLEMENT R14	32329450
0000	0763	2947	PLUSBIN	EQU *		32329470	
0763	0463 0083	2948	L	MR3,ARSYD,YDM1	LS DATA FROM R15	32329480	
0764	0461 0081	2949	L	MR1,ARSYD,CYD&SWA	MS DATA FROM R14	32329490	
0765	040A C001	2950	AI	YDI,ARSYD,1	FIGURE ENTRY R1+1 FROM R0	32329500	
0766	0068 0033	2951	L	YD,MR3,YDM1	LS HALF OUTPUT DATA	32329510	
0767	00E8 0010	2952	L	YD,MR1,JAM	MS HALF OUTPUT DATA	32329520	
0768	DE18 7690	2953	BF	G+L,*+1,IR	EXIT IF MS HALF SETS G OR L	32329530	
0769	00EC 0030	2954	L	NULL,MR3,JAM	ELSE TEST LS HALF SIGNIFICANCE	32329540	
076A	DC08 2270	2955	BT	L,SETCC2,IR	EXIT IF CC = 2 OR 0.	32329550	

## STRING INSTRUCTIONS

0000	076B		2958	TENXPLUS EQU *	ACCUMULATES BCD AS BINARY.	32329580
			2959	* LARGEST NUMBER IS: +9 223 372 036 854 775 807.		32329590
			2960	*		32329600
076B	001C A009		2961	SI NULL,MR2,'09'	VALID DECIMAL DIGIT IN MR2 ?	32329610
076C	0C40 0EAO		2962	BT C,FORFAUL3	BRANCH: INV DATA DIGIT, PACKED.	32329620
076D	043F 2480		2963	O FLR,MR2,ARSYD,EXB	ANY NON-ZERO DATA YET (USING R0) ?	32329630
076E	0E79 00E0		2964	RETNF C+V+G+L	BRANCH: ACCUMULATOR, DATA ZERO	32329640
076F	0438 4423		2965	O ARSYD,ARSYD,MR2,EXB+YDM1	ACCUMULATE CURRENT DATA	32329650
0770	046E 0083		2966	L SR,ARSYD,YDM1	GET LS HALF FROM R15	32329660
0771	0468 0A8C		2967	SLL ARSYD,ARSYD,DWSHFT	(ARS R14:SR)*2	32329670
0772	0C48 7810		2968	BT C+L,TENXOVF	BRANCH: OVERFLOW.	32329680
0773	0460 0080		2969	L MRO,ARSYD	REMEMBER MS HALF,	32329690
0774	0065 00D0		2970	L MDR,SR	LS HALF OF (*2)	32329700
0775	0468 0A8C		2971	SLL ARSYD,ARSYD,DWSHFT	(ARS R14:SR)*4	32329710
0776	0468 0A8C		2972	SLL ARSYD,ARSYD,DWSHFT	(ARS R14:SR)*8	32329720
0777	0C48 7812		2973	BT C+L,TENXOVF,YDP1	BRANCH: OVERFLOW	32329730
0778	0408 6050		2974	A ARSYD,SR,MDR	ADD TO MAKE (*10) LOW HALF	32329740
0779	0E40 77B3		2975	BF C,TENXPL1,YDM1	POINT TO R14	32329750
077A	0408 C001		2976	AI ARSYD,ARSYD,1	PROPAGATE CARRY	32329760
077B	0408 0082		2977	TENXPL1 A ARSYD,MRO,ARSYD,YDP1	ADD TO MAKE (*10) HIGH HALF	32329770
077C	0C48 7810		2978	BT C+L,TENXOVF	BRANCH: OVERFLOW	32329780
077D	0408 4020		2979	A ARSYD,ARSYD,MR2	ADD NEW DIGIT	32329790
077E	0E41 00E3		2980	RETNF C,YDM1	RETURN IF NO CARRY PROP	32329800
077F	0408 C001		2981	AI ARSYD,ARSYD,1	PROPAGATE CARRY	32329810
0780	0E49 00E0		2982	RETNF C+L	RETURN IF NO OVERFLOW.	32329820
			2983	*		32329830
0781	DOEF 8004		2984	TENXOVF LI FLR,4,IR+JAM	SET CC = 4, EXIT.	32329840

## STRING INSTRUCTIONS

		2986	*	FOR THE FOLLOWING STBP INSTRUCTION, THE FOLLOWING CONVENTIONS APPLY:	32329860
		2987	*	ANY BINARY NUMBER WHICH MAY BE CONTAINED IN 64	32329870
		2988	*	BITS MAY BE CONVERTED TO DECIMAL AND OUTPUT TO	32329880
		2989	*	A PACKED DECIMAL STRING, OF LENGTH 16 BYTES.	32329890
		2990	*	THIS STRING CONSISTS OF 31 BCD DATA DIGITS, FOLLOWED	32329900
		2991	*	BY A SIGN DIGIT.	32329910
		2993	*	THE SIGN DIGIT IS 'C' FOR ZERO OF POSITIVE DATA,	32329930
		2994	*	AND 'D' FOR NEGATIVE DATA.	32329940
0000	0782	2996	STBP	EQU *	ENTERED VIA DROM1 * 6E * 32329960
0782	0063 00A0	2997	L	MR3,YDI	SAVE ENTRY YD SELECT 32329970
0783	002A FC02	2998	NI	YDI,PSW,'02',EXH	TEST IIP BIT 32329980
0784	0C18 72A2	2999	BT	G+L,IIPRESUM,YDP1	BRANCH: IN PROGRESS. POINT R1 32329990
0785	0468 0063	3000	L	ARSYD,MAR,YDM1	WORKING ADDRESS TO P1 32330000
0786	006B 8095	3001	LI	CNTR,5	32330010
0787	0468 0173	3002	L	ARSYD,NULL,YDM1	CLEAR ACCUMULATOR (R12:13:14:15) 32330020
0788	000A B001	3004	AI	YDI,MR3,1	SELECT INPUT R1+1 32330040
0789	006E 0083	3005	L	SR,YD,YDM1	LS HALF INPUT DATA 32330050
078A	00E1 0081	3006	L	MR1,YD,CYD&SWA+JAM	MS HALF INPUT DATA SETS CC 32330060
		3007	*		CC USED TO GENERATE SIGN DIGIT. 32330070
078B	0E08 7912	3008	BF	L,STBP.POS,YDP1	BRANCH: ALREADY 'POSITIVE'; POINT R1 32330080
0000	078C	3009	STBP.NEG	EQU *	MUST 2'S COMPLEMENT 32330090
078C	001E 6170	3010	S	SR,SR,NULL	COMPLEMENT LOW HALF 32330100
078D	0E40 78F0	3011	BF	C,STBP.N1	BRANCH: NO CARRY PROP 32330110
078E	0001 9001	3012	AI	MR1,MR1,1	PROPAGATE FOR A 'BORROW' 32330120
078F	0011 1170	3013	STBP.N1	S	MR1,MR1,NULL 32330130
0790	0E00 7940	3014	B	STBP.001	32330140
0791	003C 10D0	3016	STBP.POS	O	NULL,MR1,SR 32330160
0792	0E18 7D42	3017	BF	G+L,STBP.ZIP,YDP1	BRANCH: "FAST EXIT" FOR ZERO. 32330170
0793	00EF 8002	3018	LI	FLR,2,JAM	SET CC = 2 32330180
0000	0794	3020	STBP.001	EQU *	CONVERT TC BASE (10**8) 32330200
0794	006A 8007	3021	LI	YDI,7	32330210
0795	0468 00D3	3022	L	ARSYD,SR,YDM1	LS HALF POS DATA (W2) TO R7 32330220
0796	0468 0173	3023	L	ARSYD,NULL,YDM1	ZERO TO R6 32330230
0797	0468 0013	3024	L	ARSYD,MR1,YDM1	MS HALF POS DATA (W1) TO R5 32330240
0798	0468 0170	3025	L	ARSYD,NULL	ZERO TO R4 32330250
0799	5D42 72F0	3026	LINKT	INT,SET.RTN,ENACKL	GET INTERRUPT RETURN TO R11 32330260
079A	006A 8003	3028	LI	YDI,3	R3 TC HOLD DIVISOR, 10 32330280
079B	0062 800A	3029	LI	MR2,'0A'	BUILD 'FA0A1F00' CONSTANT = 10**8 32330290
079C	0418 2172	3030	S	ARSYD,MR2,NULL,YDP1	DIVISOR TO R3, 2'S COMP FORM 32330300
079D	0032 A4FA	3031	OI	MR2,MR2,'FA',EXB	CONTINUE BUILDING CONSTANT 32330310
079E	0062 0C22	3032	EXH	MR2,MR2,YDP1	32330320
079F	0032 A41F	3033	OI	MR2,MR2,'1F',EXB	AND WE HAVE IT. 32330330
		3034	*		YDI = 5, POINTS TO SAVED DATA (W1) 32330340
07A0	0E02 7EB0	3035	LINK	DIVIDE	DIVIDE (0:W1) IN (R4:R5) BY 32330350
		3036	*		(10**8) IN MR2. 32330360
		3037	*		RETURNS (R1:Q1) IN (R4:R5) 32330370
07A1	006C 00AF	3038	L	NULL,YDI,LYSI	SELECT R4 AS YS 32330380

## STRING INSTRUCTIONS

07A2	046C 0090	3039	L	NULL,ARSYS	TO DO ARITHMETIC COMPARE:	32330390
07A3	0C08 7A72	3040	BE	L,STBP.002,YDP1	BRANCH: NEGATIVE LESS THAN (10**8)/2	32330400
		3041	*		POINT R5.	32330410
07A4	040C 5F20	3042	A	NULL,ARSYS,MR2,SPA	COMPARE RE1:(10**8)/2 USING R4	32330420
		3043	*		REMEMBER, MR2 HAS A NEGATIVE NUMBER.	32330430
07A5	0C08 7A70	3044	BE	L,STBP.002	BRANCH: RE1 < COMPARAND.	32330440
07A6	0409 2090	3045	A	ARSYS,MR2,ARSYS	GET (RE1-10**8), AVOID O'FLOW, R4	32330450
0000	07A7	3046	STBP.002	ECU *	SAVE Q1 TO USE BELOW - POINT R6	32330460
07A7	0465 0082	3047	L	MDR,ARSYD,YDP1	LOAD R6 WITH RE1 FROM R4	32330470
07A8	0468 0090	3048	L	ARSYD,ARSYS	DIVIDE (RE1:W2) IN (R6:R7) BY	32330480
07A9	0E02 7EB2	3049	LINK	DIVIDE,YDP1	(10**8) IN MR2.	32330500
		3050	*		RETURNS (RE2:Q2) IN (R6:R7)	32330510
		3051	*			32330520
0000	07AA	3052	STBP.003	ECU *	RE2 FROM R6	32330530
07AA	0463 0080	3053	L	MR3,ARSYD	IF NEGATIVE, NEEDS CORRECTION	32330540
07AB	0E08 7AF0	3054	BF	L,STBP.004	RE2 + (10**8) USING R6	32330550
07AC	0413 2080	3055	S	MR3,MR2,ARSYD		32330560
07AD	0061 8001	3056	LI	MR1,1	Q2 - 1 IN SR	32330570
07AE	001E 10D0	3057	S	SR,MR1,SR		32330580
0000	07AF	3058	STBP.004	ECU *	SAVED Q1 TO R6	32330590
07AF	0468 0050	3059	L	ARSYD,MDR	DIVIDE (Q1:Q2) IN (R6:SR) BY 10**8	32330600
07B0	0E02 7EC0	3060	LINK	DIVIDE1	RETURNS (RE3:Q3) IN (R6:R7).	32330610
		3061	*		MOVE (RE3:Q3) TO (R14,R13)	32330620
07B1	0465 0080	3062	L	MDR,ARSYD		32330630
07B2	006A 800F	3063	LI	YDI,15	RE2 TO R15	32330640
07B3	0468 0033	3064	L	ARSYD,MR3,YDM1	RE3 TO R14	32330650
07B4	0468 0053	3065	L	ARSYD,MDR,YDM1	Q3 TO R13	32330660
07B5	0468 00D1	3066	L	ARSYD,SR,CYD&SWA	FOR '7FFF FFFF FFFF FFFF' INPUT,	32330670
		3067	**		R15 = 0343 CFFF	32330680
		3068	**		R14 = 0202 8830	32330690
		3069	**		R13 = 0000 039A	32330700
		3070	**		COUNT FOR 31 DIGITS & SIGN TO R0	32330710
07B6	0468 801F	3071	LI	ARSYD,31	SERVICE ANY INTERRUPT	32330720
07B7	5D42 72F0	3072	LINK	INT,SET.RTN,ENACKL	SET 'BYTE READY TO OUTPUT'	32330730
07B8	0061 80FF	3073	LI	MR1,'FF'	START DIGIT CONVERSION	32330740
07B9	0E00 7BC1	3074	B	STBPLP2,CYD&SWA		
					OUTPUT LEAST SIGNIF DATA BYTE	32330760
07BA	0E02 7D70	3076	STBPL2.1	LINK STBPSTOR	SET 'BYTE NOT READY'	32330770
07BB	0061 0170	3077	L	MR1,NULL		32330780
0000	07BC	3078	STBPLP2	ECU *	SET MSB DIVIDEND = 0 FOR DIVIDE	32330790
07BC	0062 0171	3079	L	MR2,NULL,CYD&SWA	'SIGN-EXTEND' COUNT FROM R0	32330800
07BD	043E C0E0	3080	OI	SR,ARSYD,'EO'	GET DATA REGISTER 12, 13, 14, OR 15	32330810
07BE	006E 0ED2	3081	SEL	SR,SR,YDP1		32330820
07BF	006E 0ED2	3082	SEL	SR,SR,YDP1	PRE-ZERO OUTPUT REGISTER (R2)	32330830
07C0	0468 0172	3083	L	ARSYD,NULL,YDP1	DIVISOR = 10 (2'S COMP)	32330840
07C1	0460 0081	3084	L	MRO,ARSYD,CYD&SWA	ENTERED VIA DROM2	32330850
0000	07C2	3085	STBPLP2B	ECU *	GET DATA REGISTER 12, 13, 14, OR 15	32330860
07C2	006E 0EDF	3086	SEL	SR,SR,LYSI	ACCESS DATA REGISTER	32330870
07C3	046E 0092	3087	L	SR,ARSYS,YDP1	BRANCH: DATA ZERO. AVOID DIVIDE.	32330880
07C4	0E18 7C92	3088	BF	G+L,STBPLP2C,YDP1	(MR2:SR) = (0:ARGUMENT)	32330890
		3089	*		YDI CONTAINS 2 HERE.	32330900
07C5	006B 8020	3090	LI	CNTR,32	DIVIDE BY 10	32330910
07C6	0002 0A27	3091	DIW	MR2,MRO,MR2	RETURNS (REM:QUOT) IN (MR2:SR)	32330920
		3092	*			

## STRING INSTRUCTIONS

07C7	0438	2080	3093	O	ARSYD,MR2,ARSYD	APPEND CURRENT DECIMAL DIGIT TO R2	32330930
07C8	0469	00D0	3094	L	ARSYS,SR	RETAIN QUOTIENT IN DATA REGISTER	32330940
0000	07C9		3095	STBPLP2C	EQU *	ENTRY WHEN ZERO DIVIDEND	32330950
07C9	0041	90FF	3096	XI	MR1,MR1,'FF'	REVERSE FLAG	32330960
07CA	0E18	7BA0	3097	BF	G+L,STBPL2.1	BRANCH: GOT A BYTE	32330970
07CB	0062	017F	3098	L	MR2,NULL,LYSI	MSB DIVIDEND = 0 FOR DIVIDE; YSI = 0	32330980
07CC	041C	D00C	3099	SI	NULL,ARSYS,12	ANY SIGNIFICANCE LEFT ?	32330990
07CD	0E40	7D60	3100	BF	C,STBP.Z1	BRANCH: NEED NOT CONVERT FURTHER.	32331000
07CE	041E	2095	3101	SDEC	SR,MR2,ARSYS	COMPUTE (COUNT-1)	32331010
07CF	0468	0D8C	3102	RRL	ARSYD,ARSYD,DWSHFT	MOVE DIGIT FOR NEXT; SCALE COUNT	32331020
07D0	0468	0D8C	3103	RRL	ARSYD,ARSYD,DWSHFT	.	32331030
07D1	0468	0D80	3104	RRL	ARSYD,ARSYD	.	32331040
07D2	0468	0D81	3105	RRL	ARSYD,ARSYD,CYD&SWA	. PCINT R0	32331050
07D3	083E	E0F8	3106	OI	SR,SR,'F8',D2	'SIGN EXTEND' COUNT, VECTOR STBPLP2E	32331060
0000	07D4		3109	STBP.ZIP	EQU *	'FAST EXIT' FOR ZERO	32331090
07D4	0468	0171	3110	L	ARSYD,NULL,CYD&SWA	ZERO OUTPUT REGISTER (R2)	32331100
07D5	0468	801F	3111	LI	ARSYD,31	COUNT FOR 31 DIGITS & SIGN TO R0	32331110
0000	07D6		3112	STBP.Z1	EQU *		32331120
07D6	5D42	72F0	3113	LINKT	INT,SET.RTN,ENACKL	SERVICE ANY INTERRUPT	32331130
			3115	*	ROUTINE DECIDES IF SIGNED BYTE OR DATA BYTE. STORES BYTE		32331150
			3116	*	AT A(STRING)+(COUNT/2). EXITS WHEN COUNT EXHAUSTED.		32331160
0000	07D7		3117	STBPSTOR	EQU *		32331170
07D7	006A	3002	3118	LI	YDI,2	SELECT OUTPUT REGISTER	32331180
07D8	046E	0981	3119	RLL	SR,ARSYD,CYD&SWA	ACCESS DATA	32331190
07D9	0E18	7DD0	3120	BF	G+L,STBPS.0	BRANCH: ZERO DATA	32331200
07DA	006E	09D0	3121	RLL	SR,SR	POSITION BYTE TO B24:31 AS REQ'D	32331210
07DB	006E	09D0	3122	RLL	SR,SR	.	32331220
07DC	006E	09D0	3123	RLL	SR,SR	.	32331230
07DD	044C	C01F	3124	STBPS.0	XI NULL,ARSYD,31	SIGNED BYTE ?	32331240
07DE	0C18	7E30	3125	BT	G+L,STBPS.1	BRANCH: NO.	32331250
0000	07DF		3126	STBP.SGN	EQU *	OUTPUT SIGNED BYTE	32331260
07DF	0023	F001	3127	NI	MR3,PSW,'01'	CAPTURE CC L FLAG	32331270
07E0	0033	B00C	3128	OI	MR3,MR3,'0C'	FORM SIGN DIGIT, '0C' OR '0D'	32331280
07E1	003E	30D0	3129	O	SR,MR3,SR	APPEND FIRST DATA DIGIT	32331290
07E2	0408	C001	3130	AI	ARSYD,ARSYD,1	SET COUNT TO 32 TEMPORARILY IN R0	32331300
0000	07E3		3131	STBPS.1	EQU *	OUTPUT BYTE TO DEST'N STRING	32331310
07E3	0060	8001	3132	LI	MRO,1	CONSTANT	32331320
07E4	0413	0082	3133	S	MR3,MRO,ARSYD,YDP1	GET (COUNT-1) FROM R0, POINT R1	32331330
07E5	0406	4E30	3134	A	MAR,ARSYD,MR3,SRL	COMPUTE A(STRING BYTE)	32331340
07E6	0065	04D1	3135	EXB	MDR,SR,CYD&SWA	POSITION BYTE TO OUTPUT	32331350
07E7	106C	0170	3136	L	NULL,NULL,DW1	STORE BYTE	32331360
07E8	0418	0085	3137	SDEC	ARSYD,MRO,ARSYD	DECREMENT COUNT IN R0 BY 2	32331370
07E9	5D40	5E40	3138	BT	INT,STBPS.2,ENACKL	SERVICE ANY INTERRUPT	32331380
07EA	DC11	00E0	3139	RETNT	G,IR	RETURN IF COUNT STILL POSITIVE.	32331390



## STRING INSTRUCTIONS

	3142	*	ROUTINES DO FULLWORD DIVISION. ASSUME NEGATIVE DIVISOR.	32331420
	3143	*	ROUTINE 'DIVIDE' EXPECTS YDI SELECTING ODD REGISTER	32331430
	3144	*	INPUT: (YD:YDP1)=DIVIDEND; MR2=DIVISOR	32331440
	3145	*	ROUTINE 'DIVIDE1' EXPECTS YDI SELECTING EVEN REGISTER	32331450
	3146	*	INPUT: (YD:SR)=DIVIDEND; MR2=DIVISOR	32331460
	3147	*	OUTPUT:YDP1=SR=QUOTIENT; YD=REMAINDER	32331470
	3148	*		32331480
	3149	*	NOTE THAT SIGN ADJUSTMENT IMPOSED PRESUMES THAT THE POSITIVE	32331490
	3150	*	DIVISOR IS ALREADY NEGATED. AS A RESULT, THE SIGN OF	32331500
	3151	*	THE REMAINDER AND OF THE QUOTIENT ARE THE SAME AS THE SIGN	32331510
	3152	*	OF THE DIVIDEND.	32331520
	3154	DIVIDE	ECU *	32331540
	3155	L	SR, ARSYD, YDM1 SR GETS LS INPUT DATA	32331550
	3156	DIVIDE1	ECU *	32331560
	3157	L	MRO, ARSYD CAPTURE SGN(DIVD) FROM MS HALF	32331570
	3158	BF	L, DV001 BRANCH: ALREADY POSITIVE	32331580
	3159	S	SR, SR, NULL 2'S COMPLEMENT LOW HALF	32331590
	3160	BF	C, DV002 BRANCH: NO CARRY PROP	32331600
	3161	AI	ARSYD, ARSYD, 1 PROPAGATE FOR A 'BOBCT'	32331610
	3162	DV002	S ARSYD, ARSYD, NULL 2'S COMPLEMENT HIGH HALF	32331620
	3163	DV001	LI CNTR, 32	32331630
	3164	DIV	ARSYD, MR2, ARSYD DIVIDE (YD:SR) BY (MR2)	32331640
	3165	X	NULL, MRO, ARSYD SGN(REMAINDER) CORRECT ?	32331650
	3166	BF	L, DV003 BRANCH: IS NOW SAME AS SGN(DIVIDEND).	32331660
	3167	S	ARSYD, ARSYD, NULL 2'S COMPLEMENT REMAINDER	32331670
	3168	DV003	X NULL, MRO, SR SGN(QUOTIENT) CORRECT ?	32331680
	3169	BF	L, DV004, YDP1 BRANCH: SGN(QUOTIENT) CORRECT.	32331690
	3170	S	SR, SR, NULL 2'S COMPLEMENT QUOTIENT	32331700
	3171	DV004	L ARSYD, SR, YDM1 ADJUSTED QUOTIENT. SELECT EVEN YD.	32331710
	3172		RETN AND RETURN.	32331720
0000	07EB			
07EB	046E 0083			
0000	07EC			
07EC	0460 0080			
07ED	0E08 7F20			
07EE	001E 6170			
07EF	0E40 7F10			
07F0	0408 C001			
07F1	0418 4170			
07F2	006B 8020			
07F3	0408 2A87			
07F4	044C 0080			
07F5	0E08 7F70			
07F6	0418 4170			
07F7	004C 00D0			
07F8	0E08 7FA2			
07F9	001E 6170			
07FA	0468 00D3			
07FB	0E91 00E0			

FREE SPACE

07FC		3175	IFP	'800'-*	32331750
07FC		3176	DO	'800'-*	32331760
07FC	0000 0000	3177	DC	FREWORD	32331770
07FD	0000 0000	3177	DC	FREWORD	32331770
07FE	0000 0000	3177	DC	FREWORD	32331770
07FF	0000 0000	3177	DC	FREWORD	32331770
		3178	ENDC		32331780

## DROM1 VECTOR TABLE &amp; PRIV/ILEG TABLE

0000	40C2	3180	ILEG	EQU	IIINT+'4000'	ILLEGAL INSTRUCTION FLAG&VECTOR	32331800
0000	8000	3181	PRIV	EQU	'8000'	PRIVILEGED INSTRUCTION FLAG	32331810
0000	2000	3182	FLOAT	EQU	'2000'	FLOATING POINT INSTRUCTION FLAG	32331820
0000	1000	3183	WCSENA	EQU	'1000'	ENABLES WCS ACCESS ABOVE '7FF'	32331830
		3185	* BITS 00:15 OF ROM WORDS SHOWN ARE NOT USED.				32331850
		3186	* BITS 16:19 CONTAIN THE FLAG INFORMATION FOR PRIV/ILLEGAL ROM				32331860
		3187	* PRIV/ILLEGAL ROM 19-188F27 SHOWN (WITH WCS).				32331870
		3188	* PRIV/ILLEGAL ROM 19-188F25 (NO WCS) CONTAINS				32331880
		3189	* X'4' FOR OPCODES E5, E8, AND E9.				32331890
		3190	* BITS 20:31 CONTAIN THE INSTRUCTION'S DROM1 ENTRY ADDRESS.				32331900
0800		3191	ORG	WCSLO			32331910
0800	0000 40C2	3193	DC	ILEG	00	--	32331930
0801	0000 0290	3194	DC	BALR	01	BALR	32331940
0802	0000 0293	3195	DC	BTCR	02	BTCR	32331950
0803	0000 0294	3196	DC	BFCR	03	BFCR	32331960
0804	0000 02B6	3197	DC	NR	04	NR	32331970
0805	0000 02B7	3198	DC	CLR	05	CLR	32331980
0806	0000 02BA	3199	DC	OR	06	OR	32331990
0807	0000 02BD	3200	DC	XR	07	XR	32332000
0808	0000 0319	3201	DC	LR	08	LR	32332010
0809	0000 02C5	3202	DC	CR	09	CR	32332020
080A	0000 02CC	3203	DC	AR	0A	AR	32332030
080B	0000 02CF	3204	DC	SR	0B	SR	32332040
080C	0000 02E0	3205	DC	MHR	0C	MHR	32332050
080D	0000 02E6	3206	DC	DHR	0D	DHR	32332060
080E	0000 40C2	3207	DC	ILEG	0E	--	32332070
080F	0000 40C2	3208	DC	ILEG	0F	--	32332080
		3209	*				32332090
0810	0000 027C	3210	DC	SFSHFTF	10	SRLS	32332100
0811	0000 027C	3211	DC	SFSHFTF	11	SLLS	32332110
0812	0000 02A3	3212	DC	CHVR	12	CHVR	32332120
0813	0000 25CB	3213	DC	EVALU+FLOAT	13	LPER	32332130
0814	0000 40C2	3214	DC	ILEG	14	--	32332140
0815	0000 25A3	3215	DC	SWAP+FLOAT	15	LGDR	32332150
0816	0000 25A3	3216	DC	SWAP+FLOAT	16	LGDR	32332160
0817	0000 25CB	3217	DC	EVALU+FLOAT	17	LCER	32332170
0818	0000 8120	3218	DC	LPSWR+PRIV	18	LPSWR	32332180
0819	0000 40C2	3219	DC	ILEG	19	--	32332190
081A	0000 40C2	3220	DC	ILEG	1A	--	32332200
081B	0000 40C2	3221	DC	ILEG	1B	--	32332210
081C	0000 02D6	3222	DC	MR	1C	MR	32332220
081D	0000 02F8	3223	DC	DR	1D	DR	32332230
081E	0000 40C2	3224	DC	ILEG	1E	--	32332240
081F	0000 40C2	3225	DC	ILEG	1F	--	32332250
		3226	*				32332260
0820	0000 0295	3227	DC	BTBS	20	BTBS	32332270
0821	0000 0295	3228	DC	BTFS	21	BTFS	32332280
0822	0000 0297	3229	DC	BFBS	22	BFBS	32332290
0823	0000 0298	3230	DC	BFFS	23	BFFS	32332300
0824	0000 031A	3231	DC	LIS	24	LIS	32332310
0825	0000 031B	3232	DC	LCS	25	LCS	32332320

## DROM1 VECTOR TABLE &amp; PRIV/ILEG TABLE

0826	0000	02CD	3233	DC	AIS	26	AIS	32332330
0827	0000	02CE	3234	DC	SIS	27	SIS	32332340
0828	0000	2521	3235	DC	LER+FLOAT	28	LER	32332350
0829	0000	2522	3236	DC	CER+FLOAT	29	CER	32332360
082A	0000	2524	3237	DC	AER+FLOAT	2A	AER	32332370
082B	0000	2525	3238	DC	SER+FLOAT	2B	SER	32332380
082C	0000	2526	3239	DC	MER+FLOAT	2C	MER	32332390
082D	0000	2527	3240	DC	DER+FLOAT	2D	DER	32332400
082E	0000	2528	3241	DC	FXR+FLOAT	2E	FXR	32332410
082F	0000	254C	3242	DC	FLR+FLOAT	2F	FLR	32332420
			3243	*				32332430
0830	0000	40C2	3244	DC	ILEG	30	--	32332440
0831	0000	40C2	3245	DC	ILEG	31	--	32332450
0832	0000	03E0	3246	DC	PBR	32	PBR	32332460
0833	0000	25D6	3247	DC	DVALU+FLOAT	33	LPDR	32332470
0834	0000	031F	3248	DC	EXHR	34	EXHR	32332480
0835	0000	40C2	3249	DC	ILEG	35	--	32332490
0836	0000	40C2	3250	DC	ILEG	36	--	32332500
0837	0000	25D6	3251	DC	DVALU+FLOAT	37	LCDP	32332510
0838	0000	2556	3252	DC	LDR+FLOAT	38	LDR	32332520
0839	0000	2557	3253	DC	CDR+FLOAT	39	CDR	32332530
083A	0000	2559	3254	DC	ADR+FLOAT	3A	ADR	32332540
083B	0000	255A	3255	DC	SDR+FLOAT	3B	SDR	32332550
083C	0000	255B	3256	DC	MDR+FLOAT	3C	MDR	32332560
083D	0000	255C	3257	DC	DDR+FLOAT	3D	DDR	32332570
083E	0000	255D	3258	DC	FXDR+FLOAT	3E	FXDR	32332580
083F	0000	254C	3259	DC	FLDR+FLOAT	3F	FLDR	32332590
			3260	*				32332600
0840	0000	0363	3261	DC	STH	40	STH	32332610
0841	0000	0290	3262	DC	BAL	41	BAL	32332620
0842	0000	0293	3263	DC	BTC	42	BTC	32332630
0843	0000	0294	3264	DC	BFC	43	BFC	32332640
0844	0000	022F	3265	DC	RXH	44	NH	32332650
0845	0000	0230	3266	DC	RXH2	45	CLH	32332660
0846	0000	022F	3267	DC	RXH	46	OH	32332670
0847	0000	022F	3268	DC	RXH	47	XH	32332680
0848	0000	022F	3269	DC	RXH	48	LH	32332690
0849	0000	02BE	3270	DC	CH	49	CH	32332700
084A	0000	022F	3271	DC	RXH	4A	AH	32332710
084B	0000	0230	3272	DC	RXH2	4B	SH	32332720
084C	0000	0230	3273	DC	RXH2	4C	MH	32332730
084D	0000	022F	3274	DC	RXH	4D	DH	32332740
084E	0000	40C2	3275	DC	ILEG	4E	--	32332750
084F	0000	40C2	3276	DC	ILEG	4F	--	32332760
			3277	*				32332770
0850	0000	0363	3278	DC	ST	50	ST	32332780
0851	0000	0233	3279	DC	RXF2	51	AH	32332790
0852	0000	40C2	3280	DC	ILEG	52	--	32332800
0853	0000	40C2	3281	DC	ILEG	53	--	32332810
0854	0000	0232	3282	DC	RXF	54	N	32332820
0855	0000	0233	3283	DC	RXF2	55	CL	32332830
0856	0000	0232	3284	DC	RXF	56	C	32332840
0857	0000	0232	3285	DC	RXF	57	X	32332850
0858	0000	0232	3286	DC	RXF	58	L	32332860

## DROM1 VECTOR TABLE &amp; PRIV/ILEG TABLE

0859	0000	02C2	3287	DC	C	59	C	32332870
085A	0000	0232	3288	DC	RXF	5A	A	32332880
085B	0000	0233	3289	DC	RXF2	5B	S	32332890
085C	0000	0233	3290	DC	RXF2	5C	M	32332900
085D	0000	0233	3291	DC	RXF2	5D	D	32332910
085E	0000	038C	3292	DC	CRC12	5E	CRC12	32332920
085F	0000	0390	3293	DC	CRC16	5F	CRC16	32332930
			3294	*				32332940
0860	0000	2563	3295	DC	STE+FLOAT	60	STE	32332950
0861	0000	02A6	3296	DC	AHM	61	AHM	32332960
0862	0000	03DB	3297	DC	PB	62	PB	32332970
0863	0000	032C	3298	DC	LRA	63	LRA	32332980
0864	0000	0238	3299	DC	ATL	64	ATL	32332990
0865	0000	0248	3300	DC	ABL	65	ABL	32333000
0866	0000	0259	3301	DC	RTL	66	RTL	32333010
0867	0000	026B	3302	DC	RBL	67	RBL	32333020
0868	0000	2232	3303	DC	RXF+FLOAT	68	LE	32333030
0869	0000	2232	3304	DC	RXF+FLOAT	69	CE	32333040
086A	0000	2232	3305	DC	RXF+FLOAT	6A	AE	32333050
086B	0000	2232	3306	DC	RXF+FLOAT	6B	SE	32333060
086C	0000	2232	3307	DC	RXF+FLOAT	6C	ME	32333070
086D	0000	2232	3308	DC	RXF+FLOAT	6D	DE	32333080
086E	0000	0782	3309	DC	STBP	6E	STBP	32333090
086F	0000	0737	3310	DC	LPB	6F	LPB	32333100
			3311	*				32333110
0870	0000	2570	3312	DC	STD+FLOAT	70	STD	32333120
0871	0000	2572	3313	DC	STME+FLCAT	71	STME	32333130
0872	0000	257A	3314	DC	LME+FLOAT	72	LME	32333140
0873	0000	022F	3315	DC	RXH	73	LHL	32333150
0874	0000	036C	3316	DC	RXBIT	74	TBT	32333160
0875	0000	036C	3317	DC	RXBIT	75	SBT	32333170
0876	0000	036C	3318	DC	RXBIT	76	RBT	32333180
0877	0000	036C	3319	DC	RXBIT	77	CBT	32333190
0878	0000	2581	3320	DC	CDADSDMD+FLOAT	78	LD	32333200
0879	0000	2581	3321	DC	CDADSDMD+FLOAT	79	CD	32333210
087A	0000	2581	3322	DC	CDADSDMD+FLOAT	7A	AD	32333220
087B	0000	2581	3323	DC	CDADSDMD+FLOAT	7B	SD	32333230
087C	0000	2581	3324	DC	CDADSDMD+FLOAT	7C	MD	32333240
087D	0000	2581	3325	DC	CDADSDMD+FLOAT	7D	DD	32333250
087E	0000	258F	3326	DC	STMD+FLOAT	7E	STMD	32333260
087F	0000	2598	3327	DC	LMD+FLOAT	7F	LMD	32333270
			3328	*				32333280
0880	0000	40C2	3329	DC	ILEG	80	--	32333290
0881	0000	40C2	3330	DC	ILEG	81	--	32333300
0882	0000	25AC	3331	DC	STDE+FLOAT	82	STDE	32333310
0883	0000	40C2	3332	DC	ILEG	83	--	32333320
0884	0000	2581	3333	DC	CDADSDMD+FLOAT	84	LED	32333330
0885	0000	40C2	3334	DC	ILEG	85	--	32333340
0886	0000	40C2	3335	DC	ILEG	86	--	32333350
0887	0000	25BA	3336	DC	LDE+FLOAT	87	LDE	32333360
0888	0000	8400	3337	DC	BRK+PRIV	88	BRK	32333370
0889	0000	40C2	3338	DC	ILEG	89	--	32333380
088A	0000	40C2	3339	DC	ILEG	8A	--	32333390
088B	0000	40C2	3340	DC	ILEG	8B	--	32333400

## DROM1 VECTOR TABLE &amp; PRIV/ILEG TABLE

088C	0000	0605	3341	DC	RXR	8C	RXR	32333410
088D	0000	40C2	3342	DC	ILEG	8D	--	32333420
088E	0000	40C2	3343	DC	ILEG	8E	--	32333430
088F	0000	40C2	3344	DC	ILEG	8F	--	32333440
			3345	*				32333450
0890	0000	027E	3346	DC	SFSHFTH	90	SRHLS	32333460
0891	0000	027E	3347	DC	SFSHFTH	91	SLHLS	32333470
0892	0000	0384	3348	DC	STBR	92	STBR	32333480
0893	0000	0382	3349	DC	LBR	93	LBR	32333490
0894	0000	038A	3350	DC	EXBR	94	EXBR	32333500
0895	0000	811E	3351	DC	EPSR+PRIV	95	EPSR	32333510
0896	0000	40C2	3352	DC	ILEG	96	--	32333520
0897	0000	40C2	3353	DC	ILEG	97	--	32333530
0898	0000	81C7	3354	DC	RRIO+PRIV	98	WHR	32333540
0899	0000	81C7	3355	DC	RRIO+PRIV	99	RHR	32333550
089A	0000	81C7	3356	DC	RRIO+PRIV	9A	WDR	32333560
089B	0000	81C7	3357	DC	RRIO+PRIV	9B	RDR	32333570
089C	0000	40C2	3358	DC	ILEG	9C	--	32333580
089D	0000	81C7	3359	DC	RRIO+PRIV	9D	SSR	32333590
089E	0000	81C7	3360	DC	RRIO+PRIV	9E	OCR	32333600
089F	0000	40C2	3361	DC	ILEG	9F	--	32333610
			3362	*				32333620
08A0	0000	40C2	3363	DC	ILEG	A0	--	32333630
08A1	0000	40C2	3364	DC	ILEG	A1	--	32333640
08A2	0000	40C2	3365	DC	ILEG	A2	--	32333650
08A3	0000	40C2	3366	DC	ILEG	A3	--	32333660
08A4	0000	25BD	3367	DC	LEDR+FLOAT	A4	IEDR	32333670
08A5	0000	25C3	3368	DC	LEGR+FLOAT	A5	LEGR	32333680
08A6	0000	25C4	3369	DC	LDGR+FLOAT	A6	LDGR	32333690
08A7	0000	25CB	3370	DC	EVALU+FLOAT	A7	LDER	32333700
08A8	0000	40C2	3371	DC	ILEG	A8	--	32333710
08A9	0000	40C2	3372	DC	ILEG	A9	--	32333720
08AA	0000	40C2	3373	DC	ILEG	AA	--	32333730
08AB	0000	40C2	3374	DC	ILEG	AB	--	32333740
08AC	0000	40C2	3375	DC	ILEG	AC	--	32333750
08AD	0000	40C2	3376	DC	ILEG	AD	--	32333760
08AE	0000	40C2	3377	DC	ILEG	AE	--	32333770
08AF	0000	40C2	3378	DC	ILEG	AF	--	32333780
			3379	*				32333790
08B0	0000	40C2	3380	DC	ILEG	B0	--	32333800
08B1	0000	40C2	3381	DC	ILEG	B1	--	32333810
08B2	0000	40C2	3382	DC	ILEG	B2	--	32333820
08B3	0000	40C2	3383	DC	ILEG	B3	--	32333830
08B4	0000	40C2	3384	DC	ILEG	B4	--	32333840
08B5	0000	40C2	3385	DC	ILEG	B5	--	32333850
08B6	0000	40C2	3386	DC	ILEG	B6	--	32333860
08B7	0000	40C2	3387	DC	ILEG	B7	--	32333870
08B8	0000	40C2	3388	DC	ILEG	B8	--	32333880
08B9	0000	40C2	3389	DC	ILEG	B9	--	32333890
08BA	0000	40C2	3390	DC	ILEG	9A	--	32333900
08BB	0000	40C2	3391	DC	ILEG	9B	--	32333910
08BC	0000	40C2	3392	DC	ILEG	9C	--	32333920
08BD	0000	40C2	3393	DC	ILEG	9D	--	32333930
08BE	0000	40C2	3394	DC	ILEG	9E	--	32333940

## DROM1 VECTOR TABLE &amp; PRIV/ILEG TABLE

08BF	0000	40C2	3395	DC	ILEG	BF	--	32333950
			3396	*				32333960
08C0	0000	029E	3397	DC	BXLH	C0	BXH	32333970
08C1	0000	029E	3398	DC	BXLH	C1	BXLE	32333980
08C2	0000	8122	3399	DC	LPSW+PRIV	C2	LSPW	32333990
08C3	0000	02B3	3400	DC	THI	C3	THI	32334000
08C4	0000	02B6	3401	DC	NHI	C4	NHI	32334010
08C5	0000	02B7	3402	DC	CLHI	C5	CLHI	32334020
08C6	0000	02BA	3403	DC	OHI	C6	OHI	32334030
08C7	0000	02BD	3404	DC	XHI	C7	XHI	32334040
08C8	0000	0319	3405	DC	LHI	C8	LHI	32334050
08C9	0000	02C6	3406	DC	CHI	C9	CHI	32334060
08CA	0000	02CC	3407	DC	AHI	CA	AHI	32334070
08CB	0000	02CF	3408	DC	SHI	CB	SHI	32334080
08CC	0000	0283	3409	DC	RISHFTH	CC	SRHL	32334090
08CD	0000	0283	3410	DC	RISHFTH	CD	SLHL	32334100
08CE	0000	0283	3411	DC	RISHFTH	CE	SRHA	32334110
08CF	0000	0283	3412	DC	RISHFTH	CF	SLHA	32334120
			3413	*				32334130
08D0	0000	0364	3414	DC	STM	D0	STM	32334140
08D1	0000	0320	3415	DC	LM	D1	LM	32334150
08D2	0000	0383	3416	DC	STB	D2	STB	32334160
08D3	0000	022E	3417	DC	RXBYTE	D3	LB	32334170
08D4	0000	022E	3418	DC	RXBYTE	D4	CLB	32334180
08D5	0000	81EB	3419	DC	AL+PRIV	D5	AL	32334190
08D6	0000	40C2	3420	DC	ILEG	D6	--	32334200
08D7	0000	40C2	3421	DC	ILEG	D7	--	32334210
08D8	0000	81C7	3422	DC	RRIO+PRIV	D8	WH	32334220
08D9	0000	81C7	3423	DC	RRIO+PRIV	D9	RH	32334230
08DA	0000	81C6	3424	DC	RXIO+PRIV	DA	WD	32334240
08DB	0000	81C7	3425	DC	RRIO+PRIV	DB	RD	32334250
08DC	0000	40C2	3426	DC	ILEG	DC	--	32334260
08DD	0000	81C7	3427	DC	RRIO+PRIV	DD	SS	32334270
08DE	0000	81C6	3428	DC	RXIO+PRIV	DE	OC	32334280
08DF	0000	84E3	3429	DC	PSF+PRIV	DF	PSF	32334290
			3430	*				32334300
08E0	0000	0361	3431	DC	TS	E0	TS	32334310
08E1	0000	013B	3432	DC	SVC	E1	SVC	32334320
08E2	0000	8141	3433	DC	SINT+PRIV	E2	SINT	32334330
08E3	0000	83A6	3434	DC	SCP+PRIV	E3	SCP	32334340
08E4	0000	40C2	3435	DC	ILEG	E4	--	32334350
08E5	0000	93BF	3436	DC	BDCS+PRIV+WCSENA	E5	BDCS	32334360
08E6	0000	032B	3437	DC	LA	E6	LA	32334370
08E7	0000	039F	3438	DC	TLATE	E7	TLATE	32334380
08E8	0000	83C1	3439	DC	RWDCS+PRIV	E8	RDCS,WDCS	32334390
08E9	0000	13BD	3440	DC	ECS+WCSENA	E9	ECS	32334400
08EA	0000	0281	3441	DC	RISHFTF	EA	RRL	32334410
08EB	0000	0281	3442	DC	RISHFTF	EB	RLL	32334420
08EC	0000	0281	3443	DC	RISHFTF	EC	SRL	32334430
08ED	0000	0281	3444	DC	RISHFTF	ED	SLL	32334440
08EE	0000	0281	3445	DC	RISHFTF	EE	SRA	32334450
08EF	0000	0281	3446	DC	RISHFTF	EF	SLA	32334460
			3447	*				32334470
08F0	0000	40C2	3448	DC	ILEG	F0	--	32334480

## DROM1 VECTOR TABLE &amp; PRIV/ILEG TABLE

08F1	0000	40C2	3449	DC	ILEG	F1	--	32334490
08F2	0000	40C2	3450	DC	ILEG	F2	--	32334500
08F3	0000	02B3	3451	DC	TI	F3	TI	32334510
08F4	0000	02B6	3452	DC	NI	F4	NI	32334520
08F5	0000	02B7	3453	DC	CLI	F5	CLI	32334530
08F6	0000	02BA	3454	DC	OI	F6	OI	32334540
08F7	0000	02BD	3455	DC	XI	F7	XI	32334550
08F8	0000	0319	3456	DC	LI	F8	LI	32334560
08F9	0000	02C6	3457	DC	CI	F9	CI	32334570
08FA	0000	02CC	3458	DC	AI	FA	AI	32334580
08FB	0000	02CF	3459	DC	SI	FB	SI	32334590
08FC	0000	40C2	3460	DC	ILEG	FC	--	32334600
08FD	0000	40C2	3461	DC	ILEG	FD	--	32334610
08FE	0000	40C2	3462	DC	ILEG	FE	--	32334620
08FF	0000	40C2	3463	DC	ILEG	FF	--	32334630



## DROM2 VECTOR TABLE &amp; FOMAT TABLE

		3465	*	FORMAT ROM INFORMATION:		32334650	
		3466	*	WEIGHT 1 - RR - ACTIVE 1		32334660	
		3467	*	2 - RYRX - ACTIVE 1		32334670	
		3468	*	4 - RI2 - ACTIVE 0		32334680	
		3469	*	8 - RX - ACTIVE 1		32334690	
		3470	*	NOTE - ALL UNDEFINED SPECIFIED AS RR.		32334700	
		3472	RX	EQU	'C000'	32334720	
		3473	RI2	EQU	'0000'	32334730	
		3474	RI1	EQU	'4000'	32334740	
		3475	RX.RX	EQU	'E000'	32334750	
		3476	RR	EQU	'5000'	32334760	
0000	C000						
0000	0000						
0000	4000						
0000	E000						
0000	5000						
		3478	*	BITS 00:15 OF ROM WORDS SHOWN ARE NOT USED.		32334780	
		3479	*	BITS 16:19 CONTAIN THE FLAG INFORMATION FOR THE FORMAT ROM.		32334790	
		3480	*	BITS 20:31 CONTAIN THE INSTRUCTION'S DROM2 ENTRY ADDRESS.		32334800	
0900	0000 5000	3482	DC	RR+0	00	--	32334820
0901	0000 5000	3483	DC	RR+0	01	BALR	32334830
0902	0000 5000	3484	DC	RR+0	02	BTCR	32334840
0903	0000 5000	3485	DC	RR+0	03	PFCR	32334850
0904	0000 5000	3486	DC	RR+0	04	NR	32334860
0905	0000 5000	3487	DC	RR+0	05	CLR	32334870
0906	0000 5000	3488	DC	RR+0	06	OR	32334880
0907	0000 5000	3489	DC	RR+0	07	XR	32334890
0908	0000 5000	3490	DC	RR+0	08	LR	32334900
0909	0000 5000	3491	DC	RR+0	09	CR	32334910
090A	0000 5000	3492	DC	RR+0	0A	AR	32334920
090B	0000 5000	3493	DC	RR+0	0B	SR	32334930
090C	0000 5000	3494	DC	RR+0	0C	MHR	32334940
090D	0000 52DE	3495	DC	RR+DH.005	0D	DHR	32334950
090E	0000 5000	3496	DC	RR+0	0E	--	32334960
090F	0000 5000	3497	DC	RR+0	0F	--	32334970
		3498	*				32334980
0910	0000 528D	3499	DC	RR+SRLS	10	SRIS	32334990
0911	0000 528E	3500	DC	RR+SLLS	11	SLLS	32335000
0912	0000 5000	3501	DC	RR+0	12	CHVR	32335010
0913	0000 55CF	3502	DC	RR+LPER	13	IPER	32335020
0914	0000 5000	3503	DC	RR+0	14	--	32335030
0915	0000 55A6	3504	DC	RR+LGER	15	LGER	32335040
0916	0000 55A8	3505	DC	RR+LGDR	16	LGDR	32335050
0917	0000 55D3	3506	DC	RR+LCER	17	LCER	32335060
0918	0000 5126	3507	DC	RR+QTEST	18	LPSSWR	32335070
0919	0000 5000	3508	DC	RR+0	19	--	32335080
091A	0000 5000	3509	DC	RR+0	1A	--	32335090
091B	0000 5000	3510	DC	RR+0	1B	--	32335100
091C	0000 5000	3511	DC	RR+0	1C	MR	32335110
091D	0000 5000	3512	DC	RR+0	1D	DR	32335120
091E	0000 5000	3513	DC	RR+0	1E	--	32335130
091F	0000 5000	3514	DC	RR+0	1F	--	32335140
		3515	*				32335150
0920	0000 5013	3516	DC	RR+EXIT	20	BTBS	32335160
0921	0000 5013	3517	DC	RR+EXIT	21	BTFS	32335170

## DROM2 VECTOR TABLE &amp; FORMAT TABLE

0922	0000	5013	3518	DC	RR+EXIT	22	BFBS	32335180
0923	0000	5013	3519	DC	RR+EXIT	23	BFFS	32335190
0924	0000	5000	3520	DC	RR+0	24	LIS	32335200
0925	0000	5000	3521	DC	RR+0	25	LCS	32335210
0926	0000	5000	3522	DC	RR+0	26	AIS	32335220
0927	0000	5000	3523	DC	RR+0	27	SIS	32335230
0928	0000	5569	3524	DC	RR+EEXIT	28	LER	32335240
0929	0000	5000	3525	DC	RR+0	29	CER	32335250
092A	0000	5569	3526	DC	RR+EEXIT	2A	AER	32335260
092B	0000	5569	3527	DC	RR+EEXIT	2B	SER	32335270
092C	0000	5569	3528	DC	RR+EEXIT	2C	MER	32335280
092D	0000	5569	3529	DC	RR+EEXIT	2D	DER	32335290
092E	0000	5000	3530	DC	RR+0	2E	FXR	32335300
092F	0000	5552	3531	DC	RR+FLP.020	2F	FLR	32335310
			3532	*				32335320
0930	0000	5000	3533	DC	RR+0	30	--	32335330
0931	0000	5000	3534	DC	RR+0	31	--	32335340
0932	0000	5013	3535	DC	RR+EXIT	32	PBR	32335350
0933	0000	55DB	3536	DC	RR+LPDR	33	LPDR	32335360
0934	0000	5000	3537	DC	RR+0	34	EXHR	32335370
0935	0000	5000	3538	DC	RR+0	35	--	32335380
0936	0000	5000	3539	DC	RR+0	36	--	32335390
0937	0000	55E0	3540	DC	RR+LCDR	37	LCDR	32335400
0938	0000	5569	3541	DC	RR+EEXIT	38	LDR	32335410
0939	0000	5000	3542	DC	RR+0	39	CDR	32335420
093A	0000	5569	3543	DC	RR+EEXIT	3A	ADR	32335430
093B	0000	5569	3544	DC	RR+EEXIT	3B	SDR	32335440
093C	0000	5569	3545	DC	RR+EEXIT	3C	MDR	32335450
093D	0000	5569	3546	DC	RR+EEXIT	3D	DDR	32335460
093E	0000	552C	3547	DC	RR+FXR.010	3E	FXDR	32335470
093F	0000	5554	3548	DC	RR+FLDR.020	3F	FLDR	32335480
			3549	*				32335490
0940	0000	C236	3550	DC	RX+STH.D2	40	STH	32335500
0941	0000	C000	3551	DC	RX+0	41	BAL	32335510
0942	0000	C000	3552	DC	RX+0	42	BTC	32335520
0943	0000	C000	3553	DC	RX+0	43	BFC	32335530
0944	0000	C2B4	3554	DC	RX+NH	44	NH	32335540
0945	0000	C2B7	3555	DC	RX+CLH	45	CLH	32335550
0946	0000	C2B8	3556	DC	RX+OH	46	OH	32335560
0947	0000	C2BB	3557	DC	RX+XH	47	XH	32335570
0948	0000	C317	3558	DC	RX+LH	48	LH	32335580
0949	0000	C2E7	3559	DC	RX+CLH	49	CH	32335590
094A	0000	C2CA	3560	DC	RX+AH	4A	AH	32335600
094B	0000	C2CF	3561	DC	RX+SH	4B	SH	32335610
094C	0000	C2D0	3562	DC	RX+MH	4C	MH	32335620
094D	0000	C2DD	3563	DC	RX+DH	4D	DH	32335630
094E	0000	5000	3564	DC	RR+0	4E	--	32335640
094F	0000	5000	3565	DC	RR+0	4F	--	32335650
			3566	*				32335660
0950	0000	C237	3567	DC	RX+STF.D2	50	ST	32335670
0951	0000	C2A4	3568	DC	RX+AM	51	AM	32335680
0952	0000	5000	3569	DC	RR+0	52	--	32335690
0953	0000	5000	3570	DC	RR+0	53	--	32335700
0954	0000	C2B5	3571	DC	RX+N	54	N	32335710

## DROM2 VECTOR TABLE &amp; FORMAT TABLE

0955	0000	C2B7	3572	DC	RX+CL	55	CL	32335720
0956	0000	C2B9	3573	DC	RX+O	56	O	32335730
0957	0000	C2BC	3574	DC	RX+X	57	X	32335740
0958	0000	C318	3575	DC	RX+L	58	L	32335750
0959	0000	C2B7	3576	DC	RX+CL	59	C	32335760
095A	0000	C2CB	3577	DC	RX+A	5A	A	32335770
095B	0000	C2CF	3578	DC	RX+S	5B	S	32335780
095C	0000	C2D6	3579	DC	RX+M	5C	M	32335790
095D	0000	C2F8	3580	DC	RX+D	5D	D	32335800
095E	0000	C236	3581	DC	RX+STH.D2	5E	CRC12	32335810
095F	0000	C236	3582	DC	RX+STH.D2	5F	CRC16	32335820
			3583	*				32335830
0960	0000	C237	3584	DC	RX+STF.D2	60	STF	32335840
0961	0000	C236	3585	DC	RX+STH.D2	61	AHM	32335850
0962	0000	C236	3586	DC	RX+STH.D2	62	PB	32335860
0963	0000	C351	3587	DC	RX+LRA.SH2	63	LRA	32335870
0964	0000	C000	3588	DC	RX+O	64	ATL	32335880
0965	0000	C236	3589	DC	RX+STH.D2	65	ABL	32335890
0966	0000	C000	3590	DC	RX+O	66	RTL	32335900
0967	0000	C000	3591	DC	RX+O	67	RBL	32335910
0968	0000	C564	3592	DC	RX+LE	68	LE	32335920
0969	0000	C566	3593	DC	RX+CE	69	CE	32335930
096A	0000	C568	3594	DC	RX+AE	6A	AE	32335940
096B	0000	C56A	3595	DC	RX+SE	6B	SE	32335950
096C	0000	C56C	3596	DC	RX+ME	6C	ME	32335960
096D	0000	C56E	3597	DC	RX+DE	6D	DE	32335970
096E	0000	C7C2	3598	DC	RX+STBPLP2B	6E	STPP	32335980
096F	0000	C000	3599	DC	RX+O	6F	LPE	32335990
			3600	*				32336000
0970	0000	C237	3601	DC	RX+STF.D2	70	STD	32336010
0971	0000	C000	3602	DC	RX	71	STME	32336020
0972	0000	C000	3603	DC	RX+G	72	LME	32336030
0973	0000	C31E	3604	DC	RX+LHL	73	LHL	32336040
0974	0000	C380	3605	DC	RX+TBT	74	TBT	32336050
0975	0000	C372	3606	DC	RX+SBT	75	SBT	32336060
0976	0000	C377	3607	DC	RX+RET	76	RBT	32336070
0977	0000	C37C	3608	DC	RX+CBT	77	CBT	32336080
0978	0000	C583	3609	DC	RX+LD	78	LD	32336090
0979	0000	C585	3610	DC	RX+CD	79	CD	32336100
097A	0000	C587	3611	DC	RX+AD	7A	AD	32336110
097B	0000	C589	3612	DC	RX+SD	7B	SD	32336120
097C	0000	C58B	3613	DC	RX+MD	7C	MD	32336130
097D	0000	C58D	3614	DC	RX+DD	7D	DD	32336140
097E	0000	C000	3615	DC	RX+O	7E	STED	32336150
097F	0000	C000	3616	DC	RX+O	7F	LMD	32336160
			3617	*				32336170
0980	0000	5000	3618	DC	RR+O	80	--	32336180
0981	0000	5000	3619	DC	RR+O	81	--	32336190
0982	0000	C013	3620	DC	RX+EXIT	82	STDE	32336200
0983	0000	5000	3621	DC	RR+O	83	--	32336210
0984	0000	C564	3622	DC	RX+LED	84	LED	32336220
0985	0000	5000	3623	DC	RR+O	85	--	32336230
0986	0000	5000	3624	DC	RR+O	86	--	32336240
0987	0000	C569	3625	DC	RX+EXIT	87	LDE	32336250

## DROM2 VECTOR TABLE &amp; FORMAT TABLE

0988	0000	5000	3626	DC	RR+0	88	BRK	32336260
0989	0000	5000	3627	DC	RR+0	89	--	32336270
098A	0000	5000	3628	DC	RR+0	8A	--	32336280
098B	0000	5000	3629	DC	RR+0	8B	--	32336290
098C	0000	5000	3630	DC	RX.RX+0	8C	RXRX	32336300
098D	0000	5000	3631	DC	RR+0	8D	--	32336310
098E	0000	5000	3632	DC	RR+0	8E	--	32336320
098F	0000	5000	3633	DC	RR+0	8F	--	32336330
			3634	*				32336340
0990	0000	5286	3635	DC	RR+SRHLS	90	SRHLS	32336350
0991	0000	5287	3636	DC	RR+SLHLS	91	SLHLS	32336360
0992	0000	5000	3637	DC	RR+0	92	STR	32336370
0993	0000	5000	3638	DC	RR+0	93	LBR	32336380
0994	0000	5000	3639	DC	RR+0	94	EXBR	32336390
0995	0000	5127	3640	DC	RR+QTEST1	95	EPSR	32336400
0996	0000	5000	3641	DC	RR+0	96	--	32336410
0997	0000	5000	3642	DC	RR+0	97	--	32336420
0998	0000	51E1	3643	DC	RR+WHR	98	WHR	32336430
0999	0000	51D9	3644	DC	RR+RHR	99	RHR	32336440
099A	0000	51E3	3645	DC	RR+WDR	9A	WDR	32336450
099B	0000	51E7	3646	DC	RR+FDR	9B	RDR	32336460
099C	0000	5000	3647	DC	RR+0	9C	--	32336470
099D	0000	51D0	3648	DC	RR+SSR	9D	SSR	32336480
099E	0000	51C9	3649	DC	RR+OCR	9E	OCR	32336490
099F	0000	5000	3650	DC	RR+0	9F	--	32336500
			3651	*				32336510
09A0	0000	5000	3652	DC	RR+0	A0	--	32336520
09A1	0000	5000	3653	DC	RR+0	A1	--	32336530
09A2	0000	5000	3654	DC	RR+0	A2	--	32336540
09A3	0000	5000	3655	DC	RR+0	A3	--	32336550
09A4	0000	5569	3656	DC	RR+EEEXIT	A4	LEDR	32336560
09A5	0000	5569	3657	DC	RR+EEEXIT	A5	LEGR	32336570
09A6	0000	55C9	3658	DC	RR+LDGR1	A6	LDGR	32336580
09A7	0000	55C7	3659	DC	RR+LDER	A7	LDER	32336590
09A8	0000	5000	3660	DC	RR+0	A8	--	32336600
09A9	0000	5000	3661	DC	RR+0	A9	--	32336610
09AA	0000	5000	3662	DC	RR+0	AA	--	32336620
09AB	0000	5000	3663	DC	RR+0	AB	--	32336630
09AC	0000	5000	3664	DC	RR+0	AC	--	32336640
09AD	0000	5000	3665	DC	RR+0	AD	--	32336650
09AE	0000	5000	3666	DC	RR+0	AE	--	32336660
09AF	0000	5000	3667	DC	RR+0	AF	--	32336670
			3668	*				32336680
09B0	0000	5000	3669	DC	RR+0	B0	--	32336690
09B1	0000	5000	3670	DC	RR+0	B1	--	32336700
09B2	0000	5000	3671	DC	RR+0	B2	--	32336710
09B3	0000	5000	3672	DC	RR+0	B3	--	32336720
09B4	0000	5000	3673	DC	RR+0	B4	--	32336730
09B5	0000	5000	3674	DC	RR+0	B5	--	32336740
09B6	0000	5000	3675	DC	RR+0	B6	--	32336750
09B7	0000	5000	3676	DC	RR+0	B7	--	32336760
09B8	0000	5000	3677	DC	RR+0	B8	--	32336770
09B9	0000	5000	3678	DC	RR+0	B9	--	32336780
09BA	0000	5000	3679	DC	RR+0	BA	--	32336790

## DROM2 VECTOR TABLE &amp; FORMAT TABLE

09BB	0000	5000	3680	DC	RR+0	BB	--	32336800
09BC	0000	5000	3681	DC	RR+0	BC	--	32336810
09BD	0000	5000	3682	DC	RR+0	BD	--	32336820
09BE	0000	5000	3683	DC	RR+0	BE	--	32336830
09BF	0000	5000	3684	DC	RR+0	BF	--	32336840
			3685	*				32336850
09C0	0000	C2A2	3686	DC	RX+BXH	C0	BXH	32336860
09C1	0000	C2A3	3687	DC	RX+BXLE	C1	BXLE	32336870
09C2	0000	C126	3688	DC	RX+QTEST	C2	LPSW	32336880
09C3	0000	4000	3689	DC	RI1+0	C3	THI	32336890
09C4	0000	4000	3690	DC	RI1+0	C4	NHI	32336900
09C5	0000	4000	3691	DC	RI1+0	C5	CLHI	32336910
09C6	0000	4000	3692	DC	RI1+0	C6	CHI	32336920
09C7	0000	4000	3693	DC	RI1+0	C7	XHI	32336930
09C8	0000	4000	3694	DC	RI1+0	C8	LHI	32336940
09C9	0000	4000	3695	DC	RI1+0	C9	CHI	32336950
09CA	0000	4000	3696	DC	RI1+0	CA	AHI	32336960
09CB	0000	4000	3697	DC	RI1+0	CB	SHI	32336970
09CC	0000	4286	3698	DC	RI1+SRHL	CC	SRHL	32336980
09CD	0000	4287	3699	DC	RI1+SLHL	CD	SLHL	32336990
09CE	0000	4288	3700	DC	RI1+SRHA	CE	SRHA	32337000
09CF	0000	4289	3701	DC	RI1+SLHA	CF	SLHA	32337010
			3702	*				32337020
09D0	0000	C013	3703	DC	RX+EXIT	D0	STM	32337030
09D1	0000	C000	3704	DC	RX+0	D1	LM	32337040
09D2	0000	C235	3705	DC	RX+STB.D2	D2	STB	32337050
09D3	0000	C381	3706	DC	RX+LB	D3	LB	32337060
09D4	0000	C387	3707	DC	RX+CLB	D4	CLB	32337070
09D5	0000	C000	3708	DC	RX+0	D5	AL	32337080
09D6	0000	5000	3709	DC	RR+0	D6	--	32337090
09D7	0000	5000	3710	DC	RR+0	D7	--	32337100
09D8	0000	C1DD	3711	DC	RX+WH	D8	WH	32337110
09D9	0000	C1D3	3712	DC	RX+RH	D9	RH	32337120
09DA	0000	C1E9	3713	DC	RX+WD	DA	WD	32337130
09DB	0000	C1E5	3714	DC	RX+RD	DB	RD	32337140
09DC	0000	5000	3715	DC	RR+0	DC	--	32337150
09DD	0000	C1CD	3716	DC	RX+SS	DD	SS	32337160
09DE	0000	C1C8	3717	DC	RX+OC	DE	CC	32337170
09DF	0000	C013	3718	DC	RX+EXIT	DF	PSF	32337180
			3719	*				32337190
09E0	0000	C013	3720	DC	RX+EXIT	E0	IS	32337200
09E1	0000	C134	3721	DC	RX+COMSWAP2	E1	SVC	32337210
09E2	0000	4153	3722	DC	RI1+IOINT1	E2	SINT	32337220
09E3	0000	C381	3723	DC	RX+LB	E3	SCP	32337230
09E4	0000	5000	3724	DC	RR+0	E4	--	32337240
09E5	0000	C000	3725	DC	RX+0	E5	BDCS	32337250
09E6	0000	C000	3726	DC	RX+0	E6	LA	32337260
09E7	0000	C013	3727	DC	RX+EXIT	E7	TLATE	32337270
09E8	0000	5000	3728	DC	RR+0	E8	RDCS,WDCS	32337280
09E9	0000	4000	3729	DC	RI1+0	E9	ECS	32337290
09EA	0000	428B	3730	DC	RI1+RRL	EA	RRL	32337300
09EB	0000	428C	3731	DC	RI1+RLL	EB	RLL	32337310
09EC	0000	428D	3732	DC	RI1+SRL	EC	SRL	32337320
09ED	0000	428E	3733	DC	RI1+SLL	ED	SLL	32337330

## DROM2 VECTOR TABLE &amp; FORMAT TABLE

09EE	0000 428A	3734	DC	RI1+SRA	EE	SRA	32337340
09EF	0000 428F	3735	DC	RI1+SLA	EF	SLA	32337350
		3736 *					32337360
09F0	0000 5000	3737	DC	RR+0	F0	--	32337370
09F1	0000 5000	3738	DC	RR+0	F1	--	32337380
09F2	0000 5000	3739	DC	RR+0	F2	--	32337390
09F3	0000 0000	3740	DC	RI2+0	F3	TI	32337400
09F4	0000 0000	3741	DC	RI2+0	F4	NI	32337410
09F5	0000 0000	3742	DC	RI2+0	F5	CLI	32337420
09F6	0000 0000	3743	DC	RI2+0	F6	OI	32337430
09F7	0000 0000	3744	DC	RI2+0	F7	XI	32337440
09F8	0000 0000	3745	DC	RI2+0	F8	LI	32337450
09F9	0000 0000	3746	DC	RI2+0	F9	CI	32337460
09FA	0000 0000	3747	DC	RI2+0	FA	AI	32337470
09FB	0000 0000	3748	DC	RI2+0	FB	SI	32337480
09FC	0000 5000	3749	DC	RR+0	FC	--	32337490
09FD	0000 5000	3750	DC	RR+0	FD	--	32337500
09FE	0000 5000	3751	DC	RR+0	FE	--	32337510
09FF	0000 5000	3752	DC	RR+0	FF	--	32337520
0A00		3754	END				32337540

## DROM2 VECTOR TABLE &amp; FORMAT TABLE

ASSEMBLED BY MICROCAL II (32BIT)		NO ASSEMBLY ERRORS				
A	0000 02CB	3577				
ABL	0000 0248	3300				
ABS.LHI	0000 0005					
ACCUM	0000 045B	1908	1934	1945	1958	
ACCUM1	0000 045E	1858				
AD	0000 0587	3611				
ADDCC1	0000 022C	1502				
ADDCC4	0000 022D	2753	2760	2768		
ADR	0000 0559	3254				
AE	0000 0568	3594				
AER	0000 0524	3237				
AFAULO	0000 00CF	429	1347	1377		
AFAUL1	0000 00D0	1371	1406			
AFAUL2	0000 00D1	124				
AFAUL3	0000 00D2					
AFAUL4	0000 00D3	2332				
AFAULT	0000 00D6	442	443	444	446	449
AH	0000 02CA	3560				
AHI	0000 02CC	3407				
AHM	0000 02A6	3296				
AI	0000 02CC	3458				
AIS	0000 02CD	3233				
AL	0000 01EB	3419				
AL.001	0000 01F1	927				
AL.010	0000 01FE	952	956			
AL.015	0000 0201	951				
AL.020	0000 0205	960	964			
AL.025	0000 0208	959				
AL.030	0000 0209	955				
AL.100	0000 020C	938				
AL.110	0000 021D	993				
AL.120	0000 0221	990				
AL.300	0000 01CA	997				
ALIGN	0000 00EE	82				
AM	0000 02A4	3568				
AR	0000 02CC	3203				
ATL	0000 0238	3299				
ATL.010	0000 0240	1048				
BAL	0000 0290	3262				
BALR	0000 0290	3194				
BBIT	0000 0008	778	841	1617	1631	
BBS	0000 029C	1186	1192			
BC	0000 0291	1179	1183	1212	1215	
BDCS	0000 03BF	3436				
BFBS	0000 0297	3229				
BFC	0000 0294	3264				
BFCR	0000 0294	3196				
BFFS	0000 0298	3230				
BFS	0000 0299	1189	1195			
ROOT	0000 0106	534				
BRK	0000 0400	991	3337			
BTBS	0000 0295	3227				











## DROM2 VECTOR TABLE &amp; FOPMAT TABLE

LCS	0000 031B	3232		
LD	0000 0583	3609		
LDE	0000 05BA	3336		
LDER	0000 05C7	3659		
LDGR	0000 05C4	3369		
LDGR1	0000 05C9	3658		
LDPS	0000 04FD	471		
LDPS0	0000 0505	2045		
LDPS1	0000 0509	2048		
LDPS3	0000 0510	2056		
LDR	0000 0556	3252		
LE	0000 0564	2334	3592	
LED	0000 0564	3622		
LEDR	0000 05BD	3367		
LEFT	0000 0536			
LEGR	0000 05C3	3368		
LER	0000 0521	3235		
LEVEL0	0000 014F	90		
LEVEL1	0000 014D	92		
LEVEL2	0000 014B	94		
LGDE	0000 05A8	3505		
LGER	0000 05A6	3504		
LH	0000 0317	3558		
LHI	0000 0319	75	3405	
LHL	0000 031E	3604		
LI	0000 0319	3456		
LIS	0000 031A	3231		
LM	0000 0320	3415		
LM.ENT	0000 0327	188	2043	
LM1	0000 0324	1432		
LM71	0000 0519	193	2046	
LMD	0000 0598	3327		
LMD.010	0000 059A	2294		
LMD.ENT	0000 059E	196	2050	2299
LME	0000 057A	2240	3314	
LME.ENT	0000 057D	195	2049	2244
LMFAULT	0000 00AD	1438		
LMLOOP	0000 0323			
LOADLOOP	0000 0111	559		
LPB	0000 0737	3310		
LPB1	0000 0744	2925		
LPB1A	0000 074A	2912		
LPB2	0000 0754	2918		
LPDR	0000 05DB	3536		
LPER	0000 05CF	3502		
LPSTD	0000 00E1			
LPSW	0000 0122	3399		
LPSWR	0000 0120	3218		
LP	0000 0319	3201		
LRA	0000 032C	3298		
LPA.PRI	0000 0350	1470		
LRA.SH2	0000 0351	3587		
LRA.SHAR	0000 033F			
LRCK	0000 019F			

## DROM2 VECTOR TABLE &amp; FORMAT TABLE

LSSTD	0000 00E2								
LSTD1	0000 04E9	468	469						
M	0000 02D6	3579							
MAT	0000 00AF	84							
MAT1	0000 00B0	403							
MAT1A	0000 00B1	371							
MD	0000 058B	3613							
MDR	0000 055B	3256							
ME	0000 056C	3596							
MEM.1	0000 0056	225							
MEMLOOP	0000 0053	230							
MEMMF	0000 0094	427	602	625	686				
MEMMF1	0000 0095	322	328						
MEMTEST	0000 0052	181	242						
MER	0000 0526	3239							
MH	0000 02D0	3562							
MHLOOP	0000 02D4								
MHR	0000 02D0	3205							
MINB1	0000 0762	2943							
MINUSBIN	0000 075F	2938							
MINUSLEN	0000 00FC	326	331	384	411	453	499	1720	2866
MISMATCH	0000 066C	2584							
MLOOP	0000 02D9								
MMFINT	0000 009A								
MOVE	0000 061D	2417							
MOVE0	0000 0622	2461	2463						
MOVE1	0000 0626								
MOVE1A	0000 0629	2499							
MOVE2	0000 0636	2483							
MOVE2A	0000 0635	2475							
MOVEP	0000 061D								
MR	0000 02D6	3222							
MVTU	0000 061D	2416							
MVTU2	0000 0630	2477							
N	0000 02B5	3571							
NEXTREQ	0000 041D	1781							
NFREAD	0000 0190								
NFWRIT	0000 0197	789							
NH	0000 02B4	3554							
NHI	0000 02B6	3401							
NI	0000 02B6	3452							
NORMAL	0000 0188	719							
NR	0000 02B6	3197							
O	0000 02B9	3573							
OC	0000 01C8	3717							
OCR	0000 01C9	3649							
OH	0000 02B8	3556							
OHI	0000 02BA	3403							
OI	0000 02BA	3454							
OR	0000 02BA	3199							
OUT.1	0000 049E	1898							
OUTCHR	0000 048C	1780	1787	1876	1880	1887	1889		
OUTCMD	0000 0023	1745							
OUTDEV	0000 0011	1743	1804	1894					









DROM2 VECTOR TABLE & FOPMAT TABLE

STBP.002	0000	07A7	3040	3044					
STBP.003	0000	07AA							
STBP.004	0000	07AF	3054						
STBP.N1	0000	078F	3011						
STBP.NEG	0000	078C							
STBP.PDS	0000	0791	3008						
STBP.SGN	0000	07DF							
STBP.Z1	0000	07D6	3100						
STBP.ZIP	0000	07D4	3017						
STBPL2.1	0000	07BA	3097						
STBPLP2	0000	07BC	3074						
STBPLP2B	0000	07C2	3598						
STBPLP2C	0000	07C9	3088						
STBPS.0	0000	07DD	3120						
STBPS.1	0000	07E3	3125						
STBPS.2	0000	05E4	3138						
STBPS.3	0000	05E6	2403						
STBPSTOR	0000	07D7	3076						
STBR	0000	0384	3348						
STD	0000	0570	3312						
STDE	0000	05AC	3331						
STE	0000	0563	3295						
STF.D2	0000	0237	2320	2330	2331	3567	3584	3601	
STH	0000	0363	3261						
STH.D2	0000	0236	3550	3581	3582	3585	3586	3589	
STM	0000	0364	3414						
STM.ENT	0000	0368	276	2029					
STM71	0000	051D	280	2032					
STMD	0000	058F	2036	3326					
STMD.ENT	0000	0594	283						
STME	0000	0572	3313						
STME.ENT	0000	0577	282	2035	2234				
STME1	0000	0574	2230						
STMLOOP	0000	0367							
STORBYTE	0000	06B9	2632	2660	2743	2800			
STPS	0000	04EE	470						
STPS1	0000	04FB	2034						
SVC	0000	013B	3432						
SWAP	0000	05A3	3215	3216					
SYSQINT	0000	0131							
TBIT	0000	0002	792	800					
TBT	0000	0380	3605						
TENXOVF	0000	0781	2968	2973	2978				
TENXPL1	0000	077B	2975						
TENXPLUS	0000	076B	2921	2923	2929				
TERNCHAR	0000	0633							
THI	0000	02B3	3400						
TI	0000	02B3	3451						
TLATE	0000	039F	3438						
TLSU	0000	0101	204	254					
TMMF	0000	0098	210	318	336	561			
TRANSL	0000	01BB	801						
TRYMOD	0000	0456	1922	1939	1951	1967	1982		
TS	0000	0361	3431						






TABLE OF SPARES

REF DESIGN	PART NUMBER	SPARE OUTPUT
00T	19-057	06
01K	19-055	03,08
06S	19-060	06
11E	19-063	09,08
12S	19-062	01
16T	19-124	03,06,08

NOTE:  
FOR NET #, MNEMONIC & LOCATION  
TO SCHEMATIC SEE SHT 16.

FUNCTIONAL VARIATION TABLE

PART #	DESCRIPTION	
35-767F01 35-767F03	WITHOUT WCS FUNCT.	AS SHOWN, LESS IC'S AND DISCRETE COMPONENTS IDENTIFIED WITH AN ASTERISK. (*)
35-767F02 35-767F04	WITH WCS FUNCTION	AS SHOWN, WITH IC'S AND DISCRETE COMPONENTS IDENTIFIED WITH AN ASTERISK. (*)

TERM. NO.	CABLE CONNECTOR MAP		BACK PANEL MAP		TERM. NO.
	ROW 2	ROW 1	ROW 1	ROW 2	
16	MEXT0	GND	PS	PS	41
15	MWCS0	GND	GND	GND	40
14	MSNG0	GND	SR00	SR00	39
13	MATCH0	GND	MPY0	SH0	38
12	MAT201	GND	DIV0	ULSR0	37
11	MAT211	GND	GRD01	ENBS0	36
10	MAT221	GND	GRD02	GRD11	35
09	MAT231	GND	RD221	RD231	34
08	MAT241	GND	RD201	RD211	33
07	MAT251	GND	RD190	RD191	32
06	MAT261	GND	RD170	RD181	31
05	MAT271	GND	RD270	RD271	30
04	MAT281	GND	RD251	RD261	29
03	MAT291	GND	RD240	RD121	28
02	MAT301	GND	RD141	RD131	27
01	MAT311	GND	RD150	RD161	26
00	MAT311	GND	RD001	RD011	25
			RD021	RD031	24
			RD041	RD051	23
			RD301	RD311	22
			GND	GND	21
			RD090	RD100	20
			RD110	RD020	19
			RD281	RD291	18
			PSW201	PSW251	17
			PSW261	PSW271	16
			PSW131	PSW231	15
			PSW171	PSW181	14
			AENH0	AENL0	13
			IR070	IR060	12
			IR090	IR040	11
			IR030	IR020	10
			IR010	IR000	09
			YD081	YD091	08
			YD101	YD111	07
			FLR201	FLR291	06
			FLR301	FLR311	05
			FLR291	LFLR0	04
			FPFL70	BSTK50	03
			SMINT0	JAMC10	02
			GND	GND	01
			PS	GND	00
			PS	GND	41
			GND	GND	40
			CLKIA	CLKPSW0	39
			CLKCC0	SCLK1	38
			GND	GND	37
			GDIR0	SV0	36
			OPSTOP0	DSTOAP0	35
			FPF00	RSTOAP0	34
			CL070	UNNLD0	33
			PFDT0	WAIT1	32
			STTEN0	DFTEN0	31
			ATN000	ATN010	30
			ATN020	ATN030	29
			GND	GND	28
			B001	B011	27
			B021	B031	26
			B041	B051	25
			B061	B071	24
			B081	B091	23
			B101	B111	22
			B121	B131	21
			B141	B151	20
			B161	B171	19
			B181	B191	18
			B201	B211	17
			B221	B231	16
			B241	B251	15
			B261	B271	14
			B281	B291	13
			B301	B311	12
			GND	GND	11
			HW0	RCATN0	10
			SCATN0	TRAP0	09
			SINGL0	HYRSD	08
			MAT0	SCLR0	07
			DEXT0	SCLRS1	06
			FINCE0	SCLROE	05
			DEXB0	ALGN0	04
			GMVF0	DISA0	03
			PRDY1	DISB0	02
			GND	GND	01
			PS	GND	00

REVISIONS		DATE
PRE PRODUCTION APPROVAL	INIT. DATE	11/19/80
DEV. PROD.	DATE	11/19/80

4-PA 49, REVISED SHEET  
REVISION RECORD; AREA S8,  
35-767 F01-F04 WAS R00,  
SHEET 2, AREA A5 REVISED  
SHEET 15, AREA A9 A15 WERE  
REVISED.

RELEASED FOR PRODUCTION  
ENG. DATE 11/19/80

SPARE GATE LIST, ADDED  
01K08 & DELETED 03M0L  
& 02W0B, REVISED SMTS  
1, 3, 9, 11, 13 & 16.

CRJ/SIA MS 7-23-82 R02

USED IN MANUAL 47-004	REV. LEVEL
35-767 F04	R05
35-767 F03	R05
35-767 F02	R01
35-767 F01	R01

BOARD

BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

REVISION	2	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16			

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


SCALE	NAME	TITLE	DATE
TOLERANCE XXX ± .015 XX ± .02 X ± .03 UNLESS OTHERWISE SPECIFIED	D. STINE	SYSTEMS	4-27-78
	E. M. BARKER	ENGR	11-19-80
	R. BARKER	QC	11-19-80
	D. FRANKENBERGER	MGR	11-19-80

TITLE: FUNCTIONAL SCHEMATIC CPU A

NO. 03976

SHEET OF 1-16

REVISIONS			
AREA 95; 102-7 & 103-7			
WERE 202-7 & 203-7 RESP.			
4490 M	9-29-80	R01	




NOTE  
 1. X'007' - ILLEGAL  
 2. X'004' - POWER UP

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME J HELVATY W LIMPET	TITLE CPU-A CONTROL STORE ADDRESS REG. (CSAR)	DATE 8-27-78
TOLERANCE ± .005 ± .002 ± .001 UNLESS OTHERWISE SPECIFIED	CHK ENGR		
		TAX NO. 03976	SHEET OF 35-767E01 DOB 2-16

REVISIONS	
AREA F4, DELETED 11M9 FROM BRANCH1	
KRW/1/5/74 MS17-23-84 Rev. 1	




"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SCALE	NAME	TITLE	DATE	TITLE
	QSTINE	LINK REGISTER	4-27-78	CPU-A
TOLERANCE		DRAFT		
± 0.005		CHK		
± 0.02		ENGR		
± 0.05				
± 0.1				
UNLESS OTHERWISE SPECIFIED				

TASK NO. 03976  
REV. NO. 35-767-RO1 DOB  
PAGE 3-16

REVISIONS



FCS PAGE 0  
1'000' X - 3'FF' X


FCS PAGE 1  
1'400' X - 1'7FF' X

NOTES:  
1. 19-220 F12 THRU F19 USED WITH 35-767 F01 & F02  
19-220 F20 THRU F27 USED WITH 35-767 F03 & F04

SCALE -	NAME	TITLE	DATE	TITLE
TOLERANCE: DIM ± .003 HOLE ± .02 FIT ± .03 ANGLES 2:10 UNLESS OTHERWISE SPECIFIED	W. STINE	DRAFT	4-27-78	CPU-A FIXED CONTROL STORE
		ENGR		03976
				SHEET OF 4-16

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."


REVISONS



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

- NOTES:
- 1. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 47 OHM
  - 2. "SRD" 001-071 "OR" TIED TO SHT. 4 SRD'S
  - 3. PARTS MARKED WITH "\*" NOT EQUIPPED WITH 35-767 FO1 AND FO3

SCALE	NAME	TITLE	DATE	TITLE
	A. WILLIAMS/D.S.	DRAFT	4-27-78	CPU-A WCS
		CHK		
		ENGR		
TOLERANCE FRACTIONAL: 1.003 DECIMAL: 0.02 PERCENT: 0.03 ANGLES: 0.05				
UNLESS OTHERWISE SPECIFIED				
TYP NO. 03976				SHEET 5 OF 16
DWG NO. 35-767 DOB				



NOTES:  
 1. SRD 081-SRD 151 "OR" TIED TO SHT. 4 SRD'S.  
 2. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 47 OHM.  
 3. PARTS MARKED WITH "\*" NOT EQUIPPED WITH 35-76TFO1 AND F03


INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE: ± 0.02 ± 0.05 ± 0.10 UNLESS OTHERWISE SPECIFIED	STINE	DRAFT	4-27-78	CPU-A WCS
	CHK	ENGR		

REV. NO. 03976  
 35-767 DOB 6-10



REVISIONS



506 WCS 80A 10K\*01  
506 WCS 90A 09 11C\*02  
10R2 WCSWE00A  
10R4 WCSWE00A

10R3 WCSWE10A  
10R4 WCSWE10A

10A5, 9C6 SRD161

10A5, 9C6 SRD171

10A5, 9D6 SRD181

10A6, 9D6 SRD191

10A6, 9F6 SRD201

10A6, 9F6 SRD211

10A6, 9G6 SRD221


10A6, 9G6 SRD231

NOTES:  
1. SRD 161-231 OR" TIED TO SHT. 4 SRD'S.  
2. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 47 OHM.  
3. PARTS MARKED "\*" NOT EQUIPPED WITH 35-767 F01 & F03

SCALE-		NAME	TITLE	DATE
TOLERANCE		A. WILLIAMS/D.S.	DRAFT	4-27-78
RES	± 0.05		CHK	
AS	± 0.02		ENGR	
ANGLES	± 0.3			
UNLESS OTHERWISE SPECIFIED				

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSE EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TASK NO.	33976	SHEET OF	
REV.	35-767	D08	7-16
TITLE			CPU-A WCS




- NOTES:
1. SRD 241-251 "OR" TIED TO SHT. 4 SRD's.
  2. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 47 OHM.
  3. PARTS MARKED WITH "\*" NOT EQUIPPED WITH 35-76 F01 & F03

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE 100 2.005 10 3.02 1 1.00 UNLESS OTHERWISE SPECIFIED	LD STINE	DRAFT	4-27-78	CPU-A WCS
		ENGR		03976
				35-767 D08 8-16

REVISIONS	
AREA F4, ADDED 11M4 TO RD041, RD051, RD060, 11M5 WAS 11M4.	
KR 7/1 5/74 MS 7-23-82 (POT)	




"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE
TOLERANCE ± .005 ± .01 ± .02 ± .05 ± .10 ± .20 ± .50 ± 1.00 UNLESS OTHERWISE SPECIFIED	JUSTINE I	CPU-A RDR	4-27-78
		CHK	
		ENGR	

TASK NO.	SHEET OF
03976	9-16
35-767701 D08	

REVISIONS



19-188 F25 WITHOUT WCS OPTION  
 19-188 F27 WITH WCS OPTION


35-767 F01 & F02 USES		35-767 F03 & F04 USES	
POSITION		POSITION	
10E	= FB3	10E	= FB6
10F	= FB4	10F	= FB7
10H	= FB5	10H	= FB8

NOTES:  
 1. PARTS MARKED WITH "\*" NOT EQUIPPED WITH 35-767 F01 & F03  
 2. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 47 OHMS

SCALE -	NAME	TITLE	DATE	TITLE
TOLERANCE XXX ± .005 XX ± .02 X ± .03 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED	A. WILLIAMS/D.S.	DRAFT	4-22-78	CPU-A WCS CONTROL LATCH AND DROM
		CHK		TASK NO. 03976
		ENGR		SHEET OF 10-10
				CPU 35-767 DOB

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

REVISIONS	
AREA MA, ADDED 03M06	
5 02W08, DELETED 01K08	
WHICH WAS TO 13K09	
KR 2/1 5/14 MS 2-23-82 ROL	









NOTES:  
 1. STRAP A TO G, FOR COMM OPTION NOT PRESENT LEAVE OPEN FOR COMM OPTION PRESENT.  
 2. STRAP C TO G, FOR FLOATING POINT PROCESSOR NOT PRESENT, LEAVE OPEN FOR FPP PRESENT.

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE
TOLERANCE XXX ± 0.05 XX ± 0.02 X ± 0.01 UNLESS OTHERWISE SPECIFIED	Q STINE	DRAFT	4-27-78
		CHK	
		ENGR	

TITLE	TITLE	TITLE
CPU-A	CONSOLE SYNC &	BRANCH CONDITIONING
35-767 R01 008		


REVISIONS



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION. COMPUTER SYSTEMS DIVISION. AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT. BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX ± 0.05 XX ± 0.02 X ± 0.01 UNLESS OTHERWISE SPECIFIED	ESTINE	DRAFT	9-27-78	CPU-A E-FIELD DECODE & B-BUS DRIVERS
		CHK		TASK NO. 03976
		ENGR		DWG NO. 35-767
				DOB 12-16
				SHEET OF 12-16

REVISIONS	
AREA D2, SIGNAL LFLR0	WAS DUPLICATED BETWEEN 03S01 TO 04M07
03S12 TO 04M07	DELETED LFLR0 FROM BETWEEN 03S01 5 04M07
KRW	3/14 MS 7-23-62



NOTE: UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1/4W, 5%.


SCALE-		NAME	TITLE	DATE
TOLERANCE	RES 2 008	STINE	RD DECODING	4-27-78
MM	1 00		B-BOARD SUPPORT	
ENGR				

DESIGN NO.	03976	SHEET OF	13-16
REV.			
DATE			

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED IN CONTRACTS BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

REVISIONS



1166	4D111	01	A	40	15	N.C.
1166	4D101	02	B SEL	41	14	N.C.
1166	4D091	03	C	42	13	RMVFD
1166	4D081	04	G2A	43	12	
1273	YDFEN0	05	G2B ENB	44	11	REPF0
12D2	RCLKIA	06	G1	45	10	RSMINT0
			19-129	46	09	
			370B	47	07	N.C.
			DECODER STTL			

NOTES  
 1. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1/4W, 5%.  
 2. + INDICATES COMPONENT IN OUTSIDE ROW OF BOARD I.C. PATTERN.

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
	DES / DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
CPU-A POWER FAIL CONTROL LOGIC	
TASK 03976	SHT
DWG 35-767	D08 14-16



REVISIONS				
AREA 09, 10-7 WAS 200-7;				
AREA 15, 11-7 WAS 201-7.				
4490 M 9-29-80 R01				



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
	ESTINE	DRAFT	4-27-78	CPU-A TEST AID
		CHK		
		ENGR		

TAN NO. 03976	SHEET OF 15-16
35-767 R01 DOB	

CROSS REFERENCE NET#, MNEMONIC, SHEET#


Table with columns: NETS, MNEMONIC, SH. (repeated 32 times). Rows 001-062 listing various net numbers and mnemonics.

REVISIONS table with columns: NET#, MNEMONIC, SH., and a description of changes. Includes handwritten notes like 'NET 402 WAS O.K.O.B. ADDED NET 709.' and 'KR 11/31/74 MS 7-23-82 R01 Y'.

NOTES, 1. CROSS REF LIST OF MNEMONICS REFLECTS THE SCHEMATIC, NOT THE MULTIWIRED LISTING.

SCALE, NAME, TITLE, DATE, and other administrative fields. Includes names like D. STINE, R. CERO, G. JOYCE, R. BARKER, N. LEMMONDE.

TITLE MULTIWIRED CPU-A CROSS REF SHEET OF 35-767 R01008 16-16



NOTE: FOR NET #, MNEMONIC & LOCATION TO SCHEMATIC, SEE SMT 16.

REF. DESIGN.	PART NUMBER	SPARE OUTPUT
14M	19-126	08
14H	19-235	11
13B	19-057	12
125	19-057	06, 08
11M	19-057	04, 10, 12
03E	19-126	06
	19-057	04

TABLE OF SPARES

C O N N	CABLE CONNECTOR MAP		BACK PANEL MAP		C O N N
	ROW 2	ROW 1	ROW 1	ROW 2	
16			P5	P5	41
15			GND	GND	40
14			SR10	SR00	39
13			MPY0	SHI	38
12			DIV0	ULSR0	37
11			GRD101	ENB50	36
10			GRD091	GRD111	35
09			RD221	RD231	34
08			RD201	RD211	33
07			RD190	RD191	32
06			RD170	RD181	31
05			RD270	RD271	30
04			RD251	RD261	29
03			RD240	RD121	28
02			RD141	RD131	27
01			RD160	RD161	26
00					25
					24
					23
					22
24	S301	S311			21
23	S281	S291	GND	GND	20
22	GND	S271	YS01	YS11	19
21	S261	S251	YS21	YS31	18
20	S241		PSW101	PSW111	17
19	S221	S231	PSW201	PSW251	16
18	GND	S211	PSW261	PSW271	15
17	S201	S191	PSW131	PSW141	14
16	S181		PSW171	PSW181	13
15	S161	S171	AENH0	AENL0	12
14	GND	S151	PSW121	PSW211	11
13	S141	S131	PSW191	PSW151	10
12	S121		CLFR0	PSW141	09
11	S101	S111	GND	GND	08
10	GND	S091	YD081	YD091	07
09	S081	S071	YD101	YD111	06
08	S061		FLR281	FLR291	05
07	S041	S051	FLR301	FLR311	04
06	GND	S031	GFLR291		03
05	S021	S011		BSTKSO	02
04	S001			JAMC10	01
03	GND		GND	GND	00
02	GND		P5	GND	
01	GND				
00	GND	GND			
			P5	GND	41
			GND	GND	40
			CLKCC0	CLKPSW0	39
			CLKB	SCLK1	38
			GND	GND	37
					36
					35
					34
			GND	GND	33
			S160	S170	32
			S180	S190	31
			S200	S210	30
			S220	S230	29
			GND	GND	28
			B001	B011	27
			B021	B031	26
			B041	B051	25
			B061	B071	24
			B081	B091	23
			B101	B311	22
			B121	B131	21
			B141	B151	20
			B161	B171	19
			B181	B191	18
			B201	B211	17
			B221	B231	16
			B241	B251	15
			B261	B271	14
			B281	B291	13
			B301	B311	12
			GND	GND	11
			S240	S250	10
			S260	S270	09
			S280	S290	08
			S300	S310	07
			GND	GND	06
				SCLROB	05
				EXBO	04
					03
					02
			GND	GND	01
			P5	GND	00

REVISIONS

PRE PRODUCTION APPROVAL	INIT DEV	DATE
		1/14/70

RELEASED FOR PRODUCTION  
 DEV. ENG. P. BALAS DATE 1/13/70  
 AREA S&I BOARD REV WAS  
 KDO: N6715CD SMT 147  
 JLV/JJ 15094 K 7-19-72 R01 K

USED IN MANUAL 47-011

35-768 ROZ  
 BOARD REV. LEVEL


PERKIN-ELMER  
 Computer Systems Division  
 Oceanport, N.J. 07757

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

NAME	TITLE	DATE
D. STINE	DRAFT	
E. GREENSTEN	SYS TEST	
R. CERO	CHK	
P. BALAS	ENG	
R. BARKER	QC	
A. FRANKENBERGER	MGR	

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----




REVISIONS		

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE -		NAME	TITLE	DATE	TITLE: CPU-B	
XXX: 1.00		DISTINE	DRAFT	4-13-78	BITS 0-7	
XX: 1.50			CHK			
X: 2.00			ENGR			
AMPL: 1.10						
UNLESS OTHERWISE SPECIFIED:						

REVISIONS




INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE XXX 1 003 XX 1 02 X 1 10 UNLESS OTHERWISE SPECIFIED	JUSTINE		4-13-78	CPU-B BITS 8-15
		CHK		
		ENGR		



REVISIONS




"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
1:1	RSTINE	DRAFT	4-13-78	CPU-B BITS 24-31
TOLERANCE XXX 7 005		CHK		
XX 1 02		ENGR		
X 2 03				
UNLESS OTHERWISE SPECIFIED				

TASK NO.	SHEET OF
35-768	5-16



REVISIONS



INFORMATION DISCLOSED HEREIN IS THE PROP  
 RTY OF THE PERKIN ELMER CORPORATION  
 COMPUTER SYSTEMS DIVISION, AND SHALL NOT  
 BE DISCLOSED OR USED FOR ANY OTHER PUR  
 POSES EXCEPT AS SPECIFIED BY CONTRACT BE  
 TWEEN THE RECIPIENT AND THE PERKIN ELMER  
 CORPORATION. DUPLICATION OF ANY PORTION  
 OF THIS DATA SHALL INCLUDE THIS LEGEND

SCALE	NAME	TITLE	DATE
1" = 1' 00"	STIRE	A FIELD RD DECODE	4-13-78
1" = 1' 00"			
1" = 1' 00"			
1" = 1' 00"			


NO.	DESCRIPTION	DATE
1	REVISED	4-13-78
2	REVISED	4-13-78
3	REVISED	4-13-78
4	REVISED	4-13-78
5	REVISED	4-13-78
6	REVISED	4-13-78
7	REVISED	4-13-78
8	REVISED	4-13-78
9	REVISED	4-13-78
10	REVISED	4-13-78

35-768	D08	SHEET OF 6-10
--------	-----	---------------










INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-		NAME	TITLE	DATE
TOLERANCE:	XXX ± 0.05	DRISTINE		4-13-78
XX ± 0.02		CHK		
X ± 0.01		ENGR		
UNLESS OTHERWISE SPECIFIED				


TITLE	DATE	SHEET OF
CPU-B		
B-STACK 16-31		
35-76B	DAB	9-16

REVISIONS



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX ± .005 XX ± .02 X ± .03 UNLESS OTHERWISE SPECIFIED	DISTINE	DRAFT	4-13-78	CPU-B A-STACK 0-15
		ENGR		
				TASK NO. 35-768
				SHEET OF D0810-16



NO.	DATE	DESCRIPTION

A-STACK

19(1) A231	4A4
16(10) A221	4L4
15(17) A211	4L4
12(14) A201	4L4
10A A191	4L4
106 A181	4L4
105 A171	4F4
102 A161	4F4
11	(13)

SCALE	NAME	TITLE	DATE	TITLE
10. FRANCE				
100 ± 0.05				
10 ± 0.2				
1 ± 0.3				
UNLESS OTHERWISE SPECIFIED				


TASK NO.	NAME	TITLE	DATE

REV.	DATE	DESCRIPTION

TITLE: CPU-B  
 A-STACK 16-31  
 SHEET OF: 16  
 DWG. NO: 35-76B DDB/11-16

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


REVISIONS



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE REQUIRER AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE												
TOLERANCE XXX 2 005 XX 2 02 X 2 03 ANGLES 2 10 UNLESS OTHERWISE SPECIFIED	D. J. STINE W. LIMPERT	DRAFT CHK ENGR	4-13-78	CPU-B SHIFT REGISTER												
<table border="1"> <thead> <tr> <th>REV</th> <th>DATE</th> <th>BY</th> <th>APP</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td></td> <td></td> </tr> </tbody> </table>				REV	DATE	BY	APP	1				<table border="1"> <thead> <tr> <th>TASK</th> <th>SHEET OF</th> </tr> </thead> <tbody> <tr> <td>35-76B</td> <td>12-16</td> </tr> </tbody> </table>	TASK	SHEET OF	35-76B	12-16
REV	DATE	BY	APP													
1																
TASK	SHEET OF															
35-76B	12-16															

REVISIONS



"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE: XXX ± .005 XX ± .002 X ± .001 UNLESS OTHERWISE SPECIFIED	RD STINE	DRAFT	4-13-78	TITLE 19-B PROGRAM STATUS REGISTER CONDITION CODE REGISTER
		CHK		
		ENGR		
		TASK NO.		
		DWG. NO.		
				SHEET OF 13-16
















REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
A. WILLIAMS	DES/DFT	2-11-80
	SUPV	
	CHK	
	MGR	
	QC	

**PERKIN-ELMER**

Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.



TITLE SCHEMATIC  
CPU-C  
PROCESS SEGMENT TABLE DESCRIPTOR  
AND SEGMENT SIZE COMPARIOR

TASK 03976 SHT  
DWG 35-769 D08 3 -25

NOTES

BRUNING 44-131, 46279

TYPICAL 'X' BOX CONFIGURATION  
3 PLACES




TYPICAL "A" BOX CONFIGURATION,  
4 PLACES

REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
A. WILLIAMS	DES / DFT	2-11-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	
<b>PERKIN-ELMER</b>		
Computer Systems Division Oceanport, N.J. 07757		
INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.		
TITLE SCHEMATIC CPU-C SHARED SEGMENT TABLE DESCRIPTOR AND SHARED SEGMENT SIZE COMPARTOR		
TASK 03976	SHT	
DWG 35-749	DOB	4 -25

NOTES

BRUNING 44-131 40579



REVISIONS				
REV. 15C TO ALT. LOGIC SYMBOL IN AREA J3				
E.C.J.	4474	M	10-23-80	RO1
AREA NO: REF 6H: WA: 6C3				
JAT	4623	D	2-27-81	RO2
EXTENSIVE CHANGES FOR PREVIOUS REVISION SEE RO2 MICROFILM. ADDED 2 SPARE GATES (14H13 & 14H10) AREA J5.				
JLV	4907	MS	12-28-81	RO3 X

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
A. WILLIAMS	DES / DFT	2-7-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
SCHEMATIC	
CPU-C	
PRESENCE BIT INITIALIZATION	
TASK 03976	SHT
DWG 35-769 RC3	5 - 25

NOTES

BRUNING 44-131 40579






REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005	.X ±.03
	.XX ±.02	ANGLES ±1°
NAME	TITLE	DATE
A.WILLIAMS	DES/DFT	2-7-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	
PERKIN-ELMER		
Computer Systems Division Oceanport, N.J. 07757		
"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."		
TITLE	SCHEMATIC	
	CPU-C	
	PA LATCH 8-11	
TASK 03976	SHT	
DWG 35-769	DOB	6-25

NOTES

BRUNING 44-131 40579





REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005	X ±.03
	.XX ±.02	ANGLES ±1°
NAME	TITLE	DATE
E. JOHNSON	DES / DFT	1-24-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
 CPU-C  
 PA LATCH 12-15

TASK 03976 SHT 7-25  
 DWG 35-769 DOB

NOTES  
 BRUNING 44-131 40579



REVISIONS			
AREA E4, I.C. 17F WAS 19-077, REV'D LOGIC SYMBOLS OF PINS 03, 04, 05, 12			
AREA E8, I.C. 16F WAS 19-077, REV'D LOGIC SYMBOLS OF PINS 03, 04, 05, 12			
REV	BY	DATE	DESCRIPTION
1	AW	10-23-80	R01
AREA A9: DELETED FROM "FSHARED" REF			
JAT	AW	2-27-81	R02

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	ANGLES ± 1°	
NAME	TITLE	DATE
A.WILLIAMS	DES/DFT	2-7-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
 CPU-C  
 SEGMENT TABLE REGISTER STACKS  
 AND  
 STACK LOAD BUFFER




TASK 03976	SHT
DWG 35-769 R02	DOB 8-25

NOTES

BRUNING 44131 40279

A B C D E F G H J K L M N

REVISIONS				
NMEMCNIC "READI" WAS ADDED TO PIN 24K04 AT AREA D3. PIN 24K04 WAS CONN. TO IIR05 AT AREA D3. ISEG WAS ADDED TO "FDUA2" AT L4. 19AG WAS REMOVED FROM "RD000" AT E3.				
ECJ	4494	M	10-23-80	RO1
AREA F2 DELETED FROM PMEMI REF 15F6				
JAT	4023	D	2-27-81	802



UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 .X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
A.WILLIAMS	DES/DFT	2-11-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE SCHEMATIC  
CPU-C  
MAT CONTROL

TASK 03976 SHT  
DWG 35-769 R02 DOB 9-25

NOTES

A B C D E F G H J K L M N

BRUNING 44-131 40679



REVISIONS			
AREA	REV	DATE	BY
JAT	1	10/23/63	D
	2	2-27-81	R01

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
A. WILLIAMS	DES/DFT	2-7-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

ALL INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE: SCHEMATIC  
 CPU-C  
 MAT RELOCATION SUMMER  
 AND LMA DRIVERS


TASK: 03976 SHT  
 DWG: 35-769 R01 D08 10-25

NOTES

REVISION 44-131 4/8/79

REVISIONS

I.C. 14H 17-234 SN AT D7 WAS ADDED.				
ECJ	4494	M	10-23-80	ROI



EMAT291	EMAT301	EMAT311	MAT FAULT CODES
0	0	0	ACCESS MODE FAULT-EXECUTE PROTECTED
0	0	1	ACCESS MODE FAULT-WRITE PROTECTED
0	1	0	ACCESS MODE FAULT-READ PROTECTED
0	1	1	ACCESS LEVEL FAULT
1	0	0	SEGMENT LIMIT FAULT
1	0	1	NON-PRESENT SEGMENT FAULT
1	1	0	SST-SIZE EXCEEDED
1	1	1	PST-SIZE EXCEEDED

NOTE: THE MICRO-PROCESSOR ADDS X'1' TO THE MAT FAULT CODE BEFORE LOADING THE USER MAT FAULT CODE IN REGISTER 13.

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
A.WILLIAMS	DES/DFT	2-7-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE SCHEMATIC  
CPU-C  
MAT FAULT DECODE

TASK 03976	SHT
DWG 35-769 ROI	DO8 11-25

NOTES

DRAWING 44-131-40579

REVISIONS



UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
A.WILLIAMS	DES / DFT	1-30-80
	SUPV	
	CHK	
	MGR	
	QC	


**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	SCHEMATIC	
	CPU-C	
	PROGRAM ADDRESS RELOCATION	
	SUMMER LMA DRIVERS	
TASK 03976	SHT	
DWC 35-769	DOB	12 -25

NOTES

BRUNING 44-131 40779



REVISIONS				
ADDED STRAP FROM PIN 9 (16A) TO 16A08 & 16A10 (GND)				
JLV	JD	4907	MS	12-28-81 RO1 X

TABLE 1 SHARED/MEMORY STRAPPING

TEST POINTS	MEGA BYTES OF SHARED MEMORY																
	φ	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
1	G	G	G	G	G	G	G	G	A	A	A	A	A	A	A	A	P
2	G	G	G	G	A	A	A	A	G	G	G	G	P	P	P	P	G
3	G	G	A	A	G	G	A	A	G	G	P	P	G	G	P	P	G
4	NC	NC	B	B	NC	NC	P	P	NC	NC	B	B	NC	NC	P	P	NC
5	G	A	G	A	G	A	G	A	G	P	G	P	G	P	G	P	G
6	NC	B	NC	B	NC	P	NC	P	NC	B	NC	B	NC	P	NC	P	NC
7	NC	C	NC	P	NC	C	NC	P	NC	C	NC	P	NC	C	NC	P	NC
8	G	G	G	G	G	G	G	G	D	D	D	D	D	D	D	D	P
9	G	G	G	G	D	D	D	D	G	G	G	G	P	P	P	P	G
10	G	G	D	D	G	G	D	D	G	G	P	P	G	G	P	P	G
11	NC	NC	E	E	NC	NC	P	P	NC	NC	E	E	NC	NC	P	P	NC
12	G	D	G	D	G	D	G	D	G	P	G	P	G	P	G	P	G
13	NC	E	NC	E	NC	P	NC	P	NC	E	NC	E	NC	P	NC	P	NC
14	NC	F	NC	P	NC	F	NC	P	NC	F	NC	P	NC	F	NC	P	NC

NOTE: NC=NO CONNECTION

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 .X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
E. JOHNSON	DES / DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
CPU-C  
LOCAL/SHARED MEMORY  
DETECTION

TASK O3976 SHT  
DWG 35-769 RO1 DOB 13 -25

NOTES 1. STRAPPING IS SHOWN FOR AN ALL LOCAL MEMORY SYSTEM, NO SHARED MEMORY. SEE TABLE 1 FOR LOCAL/SHARED MEMORY STRAPPING.

BRUNING 44-131 40579



REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
E. JOHNSON	DES/DFT	1-28-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE SCHEMATIC  
 CPU-C  
 PROGRAM ADDRESS MULTIPLEXER  
 AND LATCH

TASK 03976 SHT  
 DWG 35-769 DOB 14-25

NOTES

BRUNING 44-131 46579





REVISIONS			
PIN 10E10 AT FG WAS PMEM1, 9G2			
ECJ	4494	M	10-23-80 RO1

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
E. JOHNSON	DES / DFT	1-28-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
 CPU-C ZMAR

TASK 03976 SHT  
 DWG 35-769 RO1 DOB 15-25

NOTES

BRUNING 44-131, 40579




REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 .X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
	DES / DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	
<b>PERKIN-ELMER</b>		
Computer Systems Division Oceanport, N.J. 07757		
"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.		
TITLE SCHEMATIC CPU-C MDS BUFFERS		
TASK 03976	SHT	
DWG 35-769	16-25	

NOTES

BRUNING 44-131 4079


REVISIONS



THIS DOCUMENT IS UNCLASSIFIED  
DATE 08-14-2013 BY 60322 UCBAW/SJS/STP/STP  
EXCEPT WHERE SHOWN OTHERWISE  
ALL RIGHTS RESERVED  
THIS DOCUMENT IS UNCLASSIFIED  
DATE 08-14-2013 BY 60322 UCBAW/SJS/STP/STP  
EXCEPT WHERE SHOWN OTHERWISE  
ALL RIGHTS RESERVED

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE XXX ± .003 XX ± .002 X ± .001 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED	A. WILLIAMS	DRAFT	2-11-80	CPU-C PROCESSOR MDR BITS 0-15
		CHK		TASK NO. 03976
		ENGR		DWG. NO. 35-769 D08
				SHEET OF 17-25

REVISIONS







B	A	MDR 16-23
0	0	EMD
0	1	OMS
1	0	MAT FAULT
1	1	SBUS

THIS DOCUMENT IS UNCLASSIFIED AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM THE PERKIN ELMER CORPORATION. THIS DOCUMENT IS UNCLASSIFIED.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE: XXX ± .005 XX ± .02 X ± .03 UNLESS OTHERWISE SPECIFIED	A. WILLIAMS	PROCESSOR MDR BITS 16-23	2-11-80	CPU-C
				PROCESSOR MDR BITS 16-23
				TASK 03976 SHEET OF
				NO. 35-769 DOB 18-25


REVISIONS			
PIN 11M03 AT A6 WAS RD000, 11E6.			
4494	M	10-23-80	ROI



B	A	MDR24/31
O	O	EMD
O	I	OMS
I	O	MAT FAULT
I	I	SBUS

THIS DOCUMENT CONTAINS INFORMATION OF A CONFIDENTIAL NATURE. IT IS TO BE KEPT UNCLASSIFIED EXCEPT AS SPECIALLY AUTHORIZED BY THE PERKIN ELMER CORPORATION. IT IS TO BE KEPT UNCLASSIFIED EXCEPT AS SPECIALLY AUTHORIZED BY THE PERKIN ELMER CORPORATION.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX 2.000 XX 2.02 X 2.03 ANGLES 2.10 UNLESS OTHERWISE SPECIFIED	A.WILLIAMS	DRAFT	2-7-80	CFU-C PROCESSOR MDR BITS 24-31
		CHK		
		ENGR		
				TASK NO. 03976
				35-769 ROI
				SHEET OF 19-25



REVISIONS

UNLESS OTHERWISE SPECIFIED			
SCALE:	TOLERANCE:		
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03	ANGLES ± 1°
NAME	TITLE	DATE	
E. JOHNSON	DES / DFT	1-3-79	
	SUPV		
	CHK		
	ENG		
	MGR		
	QC		

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE SCHEMATIC  
 CPU-C  
 MDR SUMMER AND EXTEND SIGN LOGIC

TASK 03976	SHT
DWG 35-769	20-25

NOTES

BRUNING 44-131 40279

REVISIONS



UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
A.WILLIAMS	DES/DFT	2-19-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
 CPU-C  
 MDS DRIVERS

TASK 03976	SHT
DWG 35-769	21 - 25

NOTES

BRUNING 44-131-40679



REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
A. WILLIAMS	DES/DFT	2-7-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
 CPU-C  
 B-BUS DRIVERS  
 BITS 00-15

TASK 03976 SHT  
 DWG 35-749 DOB 22-25

NOTES

BRUNING 44-131 40679










TEST POINTS		
T.P.	ALPHABETIC	SHT.
TPA	FDA1A (115-6)	5
TPB	BRST1 (114-6)	5
TPC	(113-6)	6
TPD	GND (112-6)	6
TPE	(111-6)	6
TPF	(110-6)	6
TPG	GND (116-6)	5
TPH	(109-6)	6
TPJ	EXOSC0 (108-6)	9
TPK	INHFS0 (107-6)	13
TPM	CLKID (106-6)	9
TPN	ENEXO0 (105-6)	9

STRAPPING INFO.		
FROM	TO	SHT
00A-72	00A-10	5
02A-73	02A-09	6

TERM. NO.	CABLE CONNECTOR MAP	
	ROW	ROW
16	2	1
15		
14		
13		
12		
11		
10		
09		
08		
07		
06		
05		
04		
03		
02		
01		
00		

*FOR SPARE GATES LISTING  
SEE SHEET B*



TERM. NO.	ROW	ROW
24	GND	GND
23		
22		
21		
20		
19		
18		
17		
16	MDHSA1	ENMAA0
15	CAMA0	PA301
14	MDR20	DISEXT0
13	LHWRT0	LWRT0
12	PSBC0	MSBC0
11	PMEM1	MFAULT0
10	MDLCK0	MDHCK0
09	MDSB0	MDLSA1
08		HALT0
07	GND	GND
06	FSCLK1	FSCLK0
05	GND	GND
04	LPSTD0	LSSTD0
03	CLSTA0	MATSTOP0
02	RFAULT0	MARSTP0
01	ILOC0	IMAR0
00	GND	GND

TERM. NO.	ROW	ROW
24	GND	GND
23		
22		
21	GND	GND
20		
19		
18	GND	GND
17		
16	GND	GND
15		
14		
13		
12	GND	GND
11	S171	S161
10	S191	S181
09	GND	GND
08	S211	S201
07	S231	S221
06	GND	GND
05	S251	S241
04	S271	S261
03	GND	GND
02	S291	S281
01	S311	S300
00	GND	GND

TERM. NO.	ROW	ROW
16		
15		
14		
13		
12		
11		
10		
09		
08		
07		
06		
05		
04		
03		
02		
01		
00		

TERM. NO.	BACK PANEL MAP	
	ROW	ROW
43	GND	GND
42	DMA140	DMA150
41	DMA120	DMA130
40	DMA100	DMA110
39	DMA080	DMA090
38	DMA060	DMA070
37	DMA040	DMA050
36	DMA020	DMA030
35	DMA000	DMA010
34	GND	GND
33	GND	GND
32	DMA170	DMX150
31	DMA160	DMX140
30	LOAD0	DMX130
29	ANS0	DMX120
28	SOT0	DMX110
27	EOT0	DMX100
26	XREQ0	DMX090
25	QUE0	DMX080
24	GND	GND
23	GND	GND
22	FAULT0	TPC0
21	DMARS0	
20	GND	GND
19	GND	GND
18	MDS300	MDS310
17	MDS280	MDS290
16	MDS260	MDS270
15	MDS240	MDS250
14	MDS220	MDS230
13	MDS200	MDS210
12	MDS180	MDS190
11	MDS160	MDS170
10	GND	GND
09	GND	GND
08	MDS140	MDS150
07	MDS120	MDS130
06	MDS100	MDS110
05	MDS080	MDS090
04	MDS060	MDS070
03	MDS040	MDS050
02	MDS020	MDS030
01	MDS000	MDS010
00	GND	GND

TERM. NO.	BACK PANEL MAP	
	ROW	ROW
43	GND	GND
42	YS21	YS31
41	YS01	YS11
40	YD01	YD11
39	YD001	YD091
38	IR060	IR070
37	IR040	IR050
36	IR020	IR030
35	IR000	IR010
34	GND	GND
33	GND	GND
32	FPF010	LMR000
31	SER0	SMBSY0
30	DISB0	DISA0
29	GD1R0	RD271
28	RD251	RD261
27	RD240	RD121
26	RD141	RD131
25	RD150	RD161
24	GND	GND
23	GND	GND
22	RD001	RD011
21	RD021	RD031
20	GND	GND
19	GND	GND
18	RD041	RD051
17	RD301	RD311
16	RD281	RD291
15	PSW101	PSW111
14	PSW201	PSW271
13	PSW181	MSTOP0
12	OPSTOP0	DSTOP0
11	FPFF0	RSTOP0
10	GND	GND
09	GND	GND
08	BWR0	TRAP0
07	SCLR0	CLFLR0
06	SV0	BCNT0
05	TACK020	TACK030
04	TACK000	TACK010
03	SYNO	DA0
02	DR0	CMD0
01	SR0	ADRS0
00	GND	GND

REVISIONS			
PRE PRODUCTION APPROVAL	INIT DEV	DATE	
	JK	9/1-81	
CONNL. SHEETS 35-770-1 & 221-2 WERE SPEC AS MATR. L.D. & MATRSRD. SHEETS 2,5,9,11,12,14,17 & 18 WERE ROD. IN AREA E9. 35-770 WAS SPEC AS ROD.			
J.P.	JK	4527	M 10-29-80 RO1
RELEASED FOR PRODUCTION			
ENG. <i>JK</i> DATE <i>11/1/81</i>			
AREA N9 35-770 WAS ROD. REVISED SHTS 1,5,6 & 20.			
JLV	JK	4650	MS 3-26-81 RO2
REVISED SHTS IS 16			
HN	JK	4717	R 07-10-81 RO3
AREA N9: 35-770 WAS ROD. REVISED SHTS 1,8,11,20, & 10.			
JLV	JK	4772	M 10-1-81 RO4
AREA N9, 35-770 WAS ROD. REVISED SHTS 1,8,9,10,11,19 & 20. SHT1 ADD TO BACK PANEL MAP FPF010 AT CONN1, ROW1, PIN08. 1 PIN 32 & BWR0 AT CONN1, ROW1, PIN08.			
KE	JK	4908	M 12-15-81 RO5
REV'D SHTS 1,2,4,5,7,8,9,11,12,14, & 15			
JAH	JK	5090	MS 8-23-82 RO6

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
V. PERRI	E JOHNSON	DES/DFT 7-6-80
R. CERO	SUPV	11-19-80
E GREENSTEIN	SYS. TEST	11-19-80
P BALAS	ENG	11-19-80
D. FRANKENBERGER	MGR	11-19-80
R BARKER	QC	11-19-80

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND

REVISION	06	02	01	03	01	01	03	04	02	04	02	02	02	01	01	01	01	03		
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20

USED IN MANUAL: 47-004

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.


35-770 RO8  
BOARD REV LEVEL

BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL.

TASK	SHT
03976	-20







**REVISIONS**

REV	DESCRIPTION
1	YDØ81A A1,12C1,14H4
2	YDØ91A A1,12C1,14H5
3	YD1Ø1A A2,12C1,14H7
4	YD111A A2,12C1,14H8
5	YDØ81 139-1
6	YDØ91 239-1
7	YD1Ø1 14Ø-1
8	YD111 24Ø-1
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
E. JOHNSON	DES/DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE CPU-D INSTRUCTION REGISTER YD & YS FIELDS	
TASK 03976	SHT
DWG 35-770	3 - 20

**NOTES**

BRUNING 44-131 40579

REVISIONS	
AREA J2, ADDED 1K RES. IN LOC. 23K, APLA R1, ADDD 207	
11/11/5090 MS 6-23-80 R01	




INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFICALLY AUTHORIZED BY THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE: XXX 2.00% XX 1.00% X 0.50% ANGLES 2.00° UNLESS OTHERWISE SPECIFIED	D STINE	DRAFT	3-29-78	CPU-D LOCAL MEMORY TIMING & CONTROL
		CHK		TASK NO. 03976
		ENGR		SHEET OF 4-20
				35-770 R01 D08

REVISIONS

IN AREA M7 02D04 WWS CONNECTED TO 03D00.		
AREA D1 ADDED LOWN 00A73 TO 00B03.	10-29-60	ROI
AREA 73 TO 00B03.	10-29-60	ROI
AKLA J. T. ALGELL CROSS REF. 02B TO BRWRT1, AD1E1, I- 15K69	8-23-62	R23
5070 MS		




15	16	17	
1	0	0	RD HW
0	1	0	WRT HW
1	1	0	RD FSET
1	0	1	RD FW
0	1	1	WRT FW
1	1	1	BRST RD
0	0	1	BRST WRT

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE	A. WILLIAMS	DRAFT	2-14-60	CPU-D
XXX ± 0.05		CHK		EDMA TO LOC.
XX ± 0.02		ENGR		MEM CONTROL
X ± 0.01				
ANGLES ± 10°				
UNLESS OTHERWISE SPECIFIED				
TASK NO. 03976				
DRW. NO. 35-77003-20				
				SHEET OF 5-20




REVISIONS

REV. #6, ADDED CAP 02A  
CORRELATED TO 03AGP.  
REV. #9, ADDED CAP 04A  
UNLESS OTHERWISE SPECIFIED  
UNLESS OTHERWISE SPECIFIED



MEMORY OPERATION DECODE




EDMA PROTOCOL LOGIC

NOTES:  
1. NORMALLY STRAPPED TO GND.

UNLESS OTHERWISE SPECIFIED  
UNLESS OTHERWISE SPECIFIED

SCALE-	NAME	TITLE	DATE	TITLE CPU-D
TOLERANCE: XXX ± .003 XX ± .02 X ± .03 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED	A.WILLIAMS	DRAFT	2-15-59	PROC. MEM. OP. DECODE EDMA PROTOCOL LOGIC
		CHK		
		ENGR		
				TASK 03976 SHEET 6 OF 20
				35-770 ROI D08

REVISIONS	
AREA B-2, 11A05	
DID GO TO LMDR1	
(190. 12M9)	
Am J 1/5090 mis 8-23-01 R01X	




SCALE-		NAME	TITLE	DATE	TITLE
1:1		A. WILLIAMS	DRAFT		CPU-D MEMORY CONTROL LOGIC
2:1			CHK		
3:1			ENGR		
4:1					
5:1					

35-770RA1 008	SHEET 7-20
---------------	------------

REVISIONS		
DELETED 19-049 19J 06		
FROM SPARE TABLE		
JUL 11/1977	4772 M	10-1-81 R01
DELETED 19-055 19M08		
FROM SPARE TABLE:		
NEW 11/1978	1717E-15-87	2021 X
AREA B-D 748, ADDED		
18J & 19H. IN SPARE		
TABLE DELETED FOLLOW		
-ING: 19-055 (19H-11),		
19-235 (21C-6),		
19-226 (18J-3), 19-057		
(15K-4), 19-236 (14M-6)		
ADDED 87 CROSS		
REF. (AREA-2) TO		
ENXCVRØ:		
11/1/5090	MS	8-2382



P/O DMA PROTOCOL LOGIC

19-126	24M	6
19-063	23J	5/6
19-241	22H	5
19-165	22A	5/6
19-235	21K	3/6
19-235	21C	8, 11
19-063	20E	5/6
19-059	19B	6
19-064	19E	5/6
19-057	18B	
19-236	17A	6, 12
19-036	16R	6, 8, 11
19-042	16K	12
19-064	16B	7, 9
19-126	16A	6
19-057	15K	6, 12
19-055	15F	6
19-063	15B	5/6
19-063	14F	5/6
19-057	14E	2, 6
19-057	14D	12
19-055	13A	3
19-057	12H	4
19-236	12E	3
19-055	12A	3
19-057	11A	2, 1
19-067	10B	4, 6
19-234	09E	13
19-236	09C	11
19-236	09B	11
19-057	08D	2
19-055	05D	8, 11
19-125	04R	6
19-064	04C	5/6
19-057	03B	6
19-241	01E	5
19-235	01B	3, 6
19-057	01A	10, 12


PART NO.	REF DESIGNATION	SPARE OUTPUT NO.

REVISIONS

IN AREA N5 MSTOP0A WAS NOT CROSS REFERENCED TO 12B2

12/11/77	19527	10/29/80	RO1
12/11/77	4772	10/12/81	RO2
12/11/77	4908	11/12/81	RO3
12/11/77	5090	11/8/82	RO4

AREA J4 RES 14A WAS 330 R.  
AREA B,C,D-8 & 9, 16 D10 DID GO TO UMDRI. ADDED 21C & 19M.




THIS DOCUMENT IS UNCLASSIFIED  
DATE 12-11-77 BY 1029/80 RO1  
EXCEPT AS SPECIFIED BY U.S. GOVERNMENT  
CORPORATION. DUPLICATION OF ANY PORTION  
OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE
TOLERANCE: RXX 0.005 XX 0.02 X 0.05 UNLESS OTHERWISE SPECIFIED	STINE	CHEK	
		ENGR	

TASK	SHEET OF
03976	9-20
35-770 Rev D08	

TITLE CPU-D  
CLOCKS & STOPS


REVISIONS	
ADDED 16A TO "GGDIRI"	AK11 61
JULY 1972	1215 11201
AK14 A1 ADDED 19M08	
C9110, 13H04, 17H11	
WIRES CONNECTED	
BY SIGNAL CENTER	
W/ CROSS REF. 11E7.	
SEP 1976	121 121 121



THIS DOCUMENT CONTAINS UNCLASSIFIED INFORMATION EXCEPT WHERE SHOWN OTHERWISE. IT IS THE PROPERTY OF PERKIN ELMER CORPORATION. IT IS TO BE DISCLOSED OR USED IN ANY OTHER MANNER EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE CPU-D
TOLERANCE XXX ± .005 XX ± .02 X ± .05 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED	A. WILLIAMS	DRAFT	2-15-50	CALCULATE ADDRESS LOGIC
		CHK		
		ENGR		

TASK NO. 03976 SHEET OF 10-20  
DWP. NO. 35-770 R02D08




**REVISIONS**

1	III AREA 47 LHS OBS & OBT WERE NOT SPL.
2	III AREA K2: 19J01 WAS CCLKO DESTINATION 2LI. ADDED 14J
3	III AREA N8 18B06 WAS CONNECTED TO 17H11 BY SIGNAL CNTEO1 W/ CROSS REF 10A1. AREA N7 ADDED 10A1 TO CNTEO0
4	III AREA B7-B3, ICs OBS & OBT WERE 21-099 F02 10K.

REVISIONS  
 1. III AREA 47 LHS OBS & OBT WERE NOT SPL.  
 2. III AREA K2: 19J01 WAS CCLKO DESTINATION 2LI. ADDED 14J  
 3. III AREA N8 18B06 WAS CONNECTED TO 17H11 BY SIGNAL CNTEO1 W/ CROSS REF 10A1. AREA N7 ADDED 10A1 TO CNTEO0  
 4. III AREA B7-B3, ICs OBS & OBT WERE 21-099 F02 10K.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX ± .005 XX ± .02 X ± .05 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED	A.WILLIAMS	DRAFT		CPU-D
		CHK		TAX 03976
		ENGR		SHEET OF 11-20
				35-770 R4D08






NOTES: 1. INSTALL JUMPER FROM A TO B IN ORDER TO INSURE A 350 NS MINIMUM WIDTH ON THE ADDRESS CONTROL LINE (ADRS0)

SCALE-	NAME	TITLE	DATE
TOLERANCE X1X ± .005 X2 ± .002 X3 ± .001 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED	R. JOHNSON	DRAFT	
		CHK	
		ENGR	


TITLE	TASK NO.	SHEET OF
CPU-D I/O CONTROL AND DATA	03976	13
	35-770	D08



REVISIONS			
IN AREA R5 & R8 055 & 05T WERE NOT SPEC.			
10/27/77	9327	10/29/80	RO1
AKIA: N-6 LN-B, IC'S 055 & 05T WERE 21-099 F02 10K			
4/11/81	5090	ms 8-23-82	RO2X



SCALE	NAME	TITLE	DATE	TITLE CPU-D
TOLERANCE XXX ± .005 XX ± .02 X ± .03 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED	E. JOHNSON	DRAFT		"S" BUS BUFFERS "B" BUS DRIVERS "B" SOURCE DECODE
		CHK		TASK NO. 03976
		ENGR		SHEET NO. 14
				DWG. NO. 35-770R02D08



REVISIONS				
RELABELED RESISTORS AS FOLLOWS: 005, 035, FOOT WERE 007, 037, 005 RESP				
HN	4717	R	07-13-81	RO1
01R07 & 09 AND 02R07 & 09 WERE CONNECTED TO ENKCVRO.				
JAH	977	5070	MS	8-23-82 RO2

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
E. JOHNSON	DES/DFT	11-14-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE CPU-D  
EDMA DATA XCVRS  
EDMAR ADDRESS 08-17

TASK 03976	SHT
DWG 35-770 RO2	DOE 15-20

NOTES

BRUNING 44131 40579



REVISIONS				
RELABELLED RESISTORS AS FOLLOWS : 005, 035, 007 WERE 007, 037 & 005 RES.P				
HN	4717	R	07-13-81	ROI

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
E. JOHNSON	DES / DFT	1-14-80
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE *CPLI-D*  
EDMAS DATA XCURS  
EDMA ADDRESS 18-29

TASK 03976 SHT  
DWG 35-770 ROI DOB 16-20

NOTES

DRAWING 44-131-40079



REVISIONS

IN AREAS C7, F7, H7 & L7 "MDS" LINES WERE NOT CROSS REFERENCED TO ANY OTHER SHEET.

REV.	DATE	BY
1	10-29-80	ROI

UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:
DIMENSIONS ARE IN INCHES	.XXX ± .005 .XX ± .02
ANGLES ± 1°	

NAME	TITLE	DATE
E. JOHNSON	DES / DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	


**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	SCHMATIC
	CPU-D
	EDMA MDR 0/15
TASK	03976
DWG	35-770 ROI
DOS	17-20
SHT	

NOTES

BRUNING 44131 40879



REVISIONS			
IN AREAS C7 F7 H7 & L7 "MDS" LINES WERE NOT CROSS REFERENCED TO ANY OTHER SHEET.			
REV	DATE	BY	APP
1	10-29-80	RO1	

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
E. JOHNSON	DES / DFT	
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
CPU-D  
EDMA MDR 16-31

TASK 03976 SHT 18-20  
DWG 35-770 RO1 DOB


NOTES

DRAWING 44-131 40793









TEST POINT		
E4	PSU	SHT 16
E5	PSS	SHT 16

REVISIONS		
PRE	INIT	DATE
PRODUCTION	DEV	11-9-79
APPROVAL		

SEE SHEET 16 FOR REVISION AREA A9, UPDATED REVISION RECORD AREA K9, F01 & F02 WERE R00

STRAPPING INFORMATION					
STATE	MNEMONIC	SHT	STATE	MNEMONIC	SHT
E		2	B		2
E1		2	B1	CCO	2
E2		2	B2	GND	2
E3		2	C		2
			C1	BZFO	2

4P2	4499	.M	10-8-80	R01
REVISED SHTS 2,3, AREA L,M-344, DELETED STRAPPING TABLES 213				
JAT	4707	E	6-9-81	R02
ADDED #25 #37 TO TABLE OF SPARES, AREA K9, REVISED REV LEVEL OF PARTS LIST, REVISED SHTS 2,4,8,10,12 #14				
JAT	4733	M3	6-10-81	R03

RELEASED FOR PRODUCTION  
ENG. DATE 1-1-81

REVISED SHTS 142.  
KR 4900 E 12-3-81 R04

BACK PANEL MAP		
ROW	TERM.	NO.
1	GND	43
	BSCLO	42
	RCLCO	41
		40
		39
		38
	MX021	37
	MX011	36
	LMB381	35
	LMB361	34
	GND	33
	GND	32
	LMB341	31
	LMB321	30
	LMB301	29
	LMB281	28
	LMB261	27
	LMB241	26
	LMB221	25
	LMB201	24
	GND	23
	GND	22
	GND	21
	GND	20
	GND	19
	LMB181	18
	LMB161	17
	LMB141	16
	LMB121	15
	LMB101	14
	LMB081	13
	LMB061	12
	LMB041	11
	GND	10
	GND	09
	LMB021	08
	LMB001	07
	MEAO20	06
	MEAO00	05
	MWA001	04
	MCCO	03
	MCIO	02
	MREO	01
	GND	00

UNLESS OTHERWISE SPECIFIED

SCALE: NONE TOLERANCE: .XXX ± .005 .X ± .03  
DIMENSIONS ARE IN INCHES .XX ± .02 ANGLES ± 1°

NAME	TITLE	DATE
G. SHINN	S.TRIMARCHI	DES/DFT 11-9-79
Z. CERO	SUPV	10-16-81
E. GREENSTEIN	TEST	10-16-81
P. OBRDA	ENG	10-16-81
L. PEZZI/D. FRANK	MGR	10-16-81
R. A. BARKER	QC	10-16-81

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
STM 2.0MB

TASK 03979 SHT  
DWG 35-764 R04D08 1-16

REF.	PT. NO.	SPACE	OUTPUT	REV. LEVEL
A37				
A25				
A61	19-190	01,02	BOARD	
A66	19-240	03	35-764 F01	R04
A48	19-125	08,11	35-764 F02	R04
A46	19-058	12	35-764 F03	R02
			35-764 F04	R02

USED IN MANUAL 47-004  
PRINTED CIRCUIT BOARDS  
AGREEING WITH THIS  
SCHEMATIC MUST BE AT  
LEAST THE FOLLOWING  
REVISION LEVEL

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.


REVISION	4	3	1	1	1	1	1	1	1	1	1	1	1	1	1
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

PT. NO.	VARIATION
F01	AS SHOWN, SHTS 1-16, FOR VARIATIONS SEE SHTS. 2,3,8,10 THRU 15
F02	AS SHOWN, SHTS 1-16, 2,3,8,10 THRU 15
F03	AS SHOWN, SHTS 1-16, FOR VARIATIONS SEE SHTS. 2,3,8 THRU 15
F04	AS SHOWN, SHTS 1-16



### REVISIONS

ADDED NOTE 8. REFERS F1M9; REMOVED TABLE 1E2.
ADDED A1F5; REMOVED REF'S TO TABLES 1F2.
JAT 411 4707 E 6-9-81 1201
AREA D4: STEAP WAS BETWEEN B1B2. ADDED CONN. BETWEEN TP-C1 A7B-12.
JAT 411 4733 MS 6-10-81 1202
AREA 43. M6EJ9. IC'S A62, A76, A77 WERE 19-249 FAX. ADDED NOTE 9.
KR 181 4900 R 12-3-81 1203



**NOTES:**

- INTERNAL REFRESH OPTION IS AVAILABLE ON F03 AND F04, AND IS ENABLED IN A SPECIAL APPLICATIONS ONLY TO ENABLE CONNECT C-C1, DISCONNECT B-B2 AND CONNECT B-B1
- SWITCHES ARE SHOWN IN POSITION DECODING MODULE D.
- UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED FROM PSS
- ⊙ DENOTES INTERNAL CONNECTION ON IC'S.
- UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1/8W, 1%.
- FOR STRAPPING INFORMATION AT LOCATION A56 & A63 REFER TO APPROPRIATE MAINTENANCE MANUAL.
- IC LOCATIONS SHOWN IN PARENTHESIS REPRESENT ALTERNATE USE OF 19-249 FAX.


UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 10°
NAME	TITLE	DATE
S. TRIMARCH	DES/DFT	9-21-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE  
**STM 2.0 MB**

TASK O3979 SHT  
DWG 35-764 E03 D08 2-16



REVISIONS				
DELETED NOTE 2. AREA D7: DELETED REF TO NOTE 2 R49, 56, 63, 70, 77, 84, 91, 98, 105, 112, 119, 126, 133, 140, 147 & 154 WERE 22 R.				
JAN	JUL	F707	Z	6-9-81 EOI

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 0°	
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	9-20-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE  
**STM 2.0 MB**

TASK 03979	SHT
DWG 35-764 EOI	DO8 3-16

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED FROM PSS.

A B C D E F G H J K L M N



REVISIONS			
AREA G-4: REMOVED RES #A37.			
JAT	4733	MS	6-10-81
			EOI

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005	.X ±.03
	.XX ±.02	ANGLES ±1°
NAME	TITLE	DATE
S.TRIMARCH	DES/DFT	9-21-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE  
 STM 2.0 MB


TASK 03979 SHT  
 DWG 35-764 EOI DOB 4-16

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED FROM P55  
 2.

DRAWING 44-131-40579

A B C D E F G H J K L M N

REVISIONS




NOTES 1. UNLESS OTHERWISE SPECIFIED:  
 A) ALL LOGIC POWERED FROM P5  
 B) ALL RES. ARE 822 1/8 W ± 5%

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	8-17-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	
STM 2.0MB	
TASK 03979	SHT
DWG 35-764	DOB 5-16



REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S. TRIMARCHI	DES/DFT	8-19-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

PERKIN-ELMER

Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE  
STM 2.0 MB

TASK 03979	SHT
DWG 35-764	D08 6-16

NOTES  
1. UNLESS OTHERWISE SPECIFIED:  
A) ALL LOGIC IS POWERED FROM PS  
B) ALL RES ARE 82 J. 1/8 W ± 5%.

REVISIONS



UNLESS OTHERWISE SPECIFIED

SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 .X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
S.TRIMARCHI	DES / DFT	8-19-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
STM 2.0 MB	
TASK 03979	SHT
DWG 35-764	DOB 7-16

NOTES 1. UNLESS OTHERWISE SPECIFIED:  
A) ALL LOGIC IS POWERED BY PS  
B) ALL RES ARE 82Ω, 1/8 W ± 5 %

DRAWING 44-131-40579

REVISIONS				
APPROX. 4/2/76	REMOVED CROSS-REF'S TO A25 (P&A)			
JAT	4733	MS	6-10-81	1201



SHEET 9  
A-A

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S. TRIMARCHI	DES / DFT	8-13-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE		STM 2.0 MB	
TASK 03979	DWG 35-764 R01	D08	SHT 8-16

- NOTES
- PER FO1 VARIATION: AA000 THRU AB338 ARE 19-274 (16K RAM)  
PER FO2 " " AA000 " " AD338 ARE 19-274 (16K RAM)  
PER FO3 " " AA000 " " AB338 ARE 19-281 (64K RAM)  
PER FO4 VARIATION: AA000 THRU AD338 ARE 19-281 (64K RAM)
  - UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU
  - ALL RESISTORS ARE 1/8W ± 5%
  - RESISTOR MODULES ARE 21-073, 33Ω.

DRAWING 44-131-40279





SHEET 8  
A-A

SEE NOTE 1 ON  
SHEET 8 FOR  
PART NUMBER

NOTES 1. UNLESS OTHERWISE SPECIFIED: ALL LOGIC IS POWERED BY PSU

REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S. TRIMARCHI	DES/DFT	8-13-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
STM 2.0 MB	
TASK 03979	SHT
DWG 35-764	9-16

DRAWING 44-131-4079



REVISIONS				
AREA	REVISION	DATE	BY	APP
A2 & A6	REMOVED REFS TO A 25 (P. 4)			
ART	4733	MS	6-10-81	ROI



SHEET 11  
B-B

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005 X ± .03 .XX ± .02 ANGLES ± 1°	
NAME	TITLE	DATE
S. TRIMARCHI	DES/DFT	8-13-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757,


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
STM 2.0 MB	
TASK 03979	SHT
DWG 35-764 ROI	DOB 10-16

- NOTES
1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU
  2. ALL RESISTORS ARE V8W ± 5%
  3. RESISTOR MODULES ARE ZI-073, 33 D

PT. NO.	VARIATION
F02 & F04	AS SHOWN
F01 & F03	AS SHOWN LESS PARTS MARKED WITH AN ASTERISK (*)

DRAWING 44-131-40279



SHEET 10  
B-B

SEE NOTE 1 ON  
SHEET 8 FOR  
PART NUMBER

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU.

REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	8-18-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**

Computer Systems Division  
Oceanport, N.J. 07757.

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE  
STM 2.0 MB

PT. NO.	VARIATION
FOZ-F04	AS SHOWN
FOI-F03	AS SHOWN LESS PARTS MARKED WITH AN ASTERISK (*)

TASK 03979  
DWG 35-764

SHT  
11-16

REVISIONS				
APERS 12146	REMOVED CROSS-REFS TO A37 (P4)			
JAT	9733	MS	6-10-81	ROI



SHEET 13  
C-C

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	8-13-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
STM 2.0 MB	
TASK 03979	SHT
DWG 35-764 ROI	DO8 12-16

- NOTES
- UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU
  - ALL RESISTORS ARE 1/8 W, ± 5%
  - RESISTOR MODULES ARE 21-073, 33Ω.

SEE NOTE 1 SHEET 8 FOR PART NUMBER

DRAWING 44-131-1079



SHEET 12  
C-C

SEE NOTE 1 ON  
SHEET 8 FOR  
PART NUMBER

NOTES 1. UNLESS OTHERWISE SPECIFIED: ALL LOGIC IS POWERED BY PSU

REVISIONS


UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005	.XX ±.02
	ANGLES ±1°	
NAME	TITLE	DATE
S.TRIMARCHI	DES/DFT	8-14-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
STM 2.0MB	
TASK 03979	SHT
DWG 35-764	DO8 13-16

DRAWING 44-131-10579



REVISIONS				
REVISIONS REMOVED CROSS REFS TO A37 (34)				
JAT	8/1	4733	MS	6-10-81
				201

SHEET 15  
D-D

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S. TRIMARCHI	DES/DFT	8-13-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

"INFO IMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


TITLE	
STM 2.0 MB	
TASK 03979	SHT
DWG 35-764 E01	D08 14-16

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWERED BY PSU 3. RESISTOR MODULES ARE 21-073, 33Ω.  
2. ALL RESISTORS ARE 1/8 W, ± 5%

PART NO	VARIATION
F02 + F04	AS SHOWN
F01 + F03	AS SHOWN, LESS PARTS MARKED WITH AN ASTERISK (*)

SEE NOTE 1 ON SHEET 8 FOR PART NUMBER





SHEET 14  
D-D

SEE NOTE 1 ON  
SHEET 8 FOR  
PART NUMBER

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL LOGIC IS POWER BY P5U

REVISIONS

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
S.TRIMARCHI	DES /DFT	8-14-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757



"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
STM 2.0 MB	
TASK 03979	SHT
DWG 35-764	15-16

PT. NO.	VARIATION
F02 + F04	AS SHOWN
F01 + F03	AS SHOWN LESS PARTS MARKED WITH AN ASTERISK (*)

BRUNING 44-131 4079

REVISIONS				
ADDED R178 AT G5				
GPS	4499	M	10-8-80	R01



UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ±.005 .X ±.03 .XX ±.02 ANGLES ±1°	
NAME	TITLE	DATE
S.TRIMARCHI	DES /DFT	9-28-79
	SUPV	
	CHK	
	ENG	
	MGR	
	QC	

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE  
STM 2.0MB

TASK 03979	SHT
DWG 35-764	R01 DOB 16-16

NOTES 1. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1/4 W, ±5%

BRUNING 44131 40579



#	MEMORNIC	SHT.
TP1	GND	5
TP2	DEBD	5
TP3	GND	12
TP4	TP2	12
TP5	MBIC	13
TP6	TP6	13
TP7	GND	16
TP8	BYP1	16
TP9	TP9	5
TP10	GND	3
TP11	DE ROB	7
TP12	GND	7

BACK PANEL MAP		ROW	ROW	TERM. NO.
1	2			
GND	GND			43
PESD0	RCLC0			42
				41
				40
				39
				38
				37
				36
				35
				34
				33
				32
				31
				30
				29
				28
				27
				26
				25
				24
				23
				22
				21
				20
				19
				18
				17
				16
				15
				14
				13
				12
				11
				10
				09
				08
				07
				06
				05
				04
				03
				02
				01
				00

PRE APPROVAL	INIT PROD	DATE

IN VARIATION TABLE FOR WAS NOT SPEC. 35-771 WAS SPEC AS ROD. SHEETS 2, 7, 8, 9, 10, 14, 12, 13, 14, 16, 17, 18 WERE ROD.

RELEASED FOR PRODUCTION  
ENG. 5-1-80 DATE 11-1-80

REVISED SHTS 1, 2, 12  
VT 4597 MS 2-5-81 R02  
REVISED SHTS 7, 10, 11, 13, 14  
JAT 4635 MS 6-8-81 R03  
REVISED SHTS 1, 9, 13 & 18:  
JAT 4793 MS 7-21-81 R04  
REV'D SHTS 1-3, 9, 13, 15-18: REV TABLE 35-771 F01, F03 & F04 WAS ROD: 35-771 F02 WAS ROD: 35-771 F02 WAS ROD:  
JAT 4769 MS 10-13-81 R05  
REV TABLE 35-771 F01, F03 & F04 WAS ROD: 35-771 F02 WAS ROD: F02 & F03 HAVE BEEN MADE OBSOLETE. REVISED SHTS 1, 2, 9, 12, 14-18  
JAT 4891 MS 11-6-81 R06  
REVISE SHTS 1, 14 & 18 35-771 F01 & F04 WERE ROD. 35-771 F01 & F04 WERE ROD:  
REV 4900 R 11-20-81 R07  
REV'D SHTS 1, 2, 5, 6, 9, 10, 12, 13-16: 35-771 F01 & F04 WERE ROD:  
REV 5089 MS 8-15-82 R08

C O N N.	TERM. NO.	BACK PANEL MAP	
		ROW 1	ROW 2
	43	GND	GND
	42		
	41		
	40		
	39		
	38		
	37		
	36		
	35		
	34	GND	GND
	33	GND	GND
	32	GND	GND
	31		
	30		
	29		
	28		
	27		
	26		
	25		
	24	GND	GND
	23	GND	GND
	22		
	21	DMARS0	MATRSR0
	20	GND	GND
	19	GND	GND
	18	MDS300	MDS310
	17	MDS280	MDS290
	16	MDS270	MDS270
	15	MDS260	MDS250
	14	MDS250	MDS230
	13	MDS240	MDS210
	12	MDS180	MDS190
	11	MDS160	MDS170
	10	GND	GND
	09	GND	GND
	08	MDS140	MDS150
	07	MDS120	MDS130
	06	MDS100	MDS110
	05	MDS080	MDS090
	04	MDS060	MDS070
	03	MDS040	MDS050
	02	MDS020	MDS030
	01	MDS000	MDS010
	00	GND	GND

FUNCTIONAL VARIATION TABLE				
	F04	35-771 R09	F04	W/O CACHE & W/O DC TO DC CONVERTER
				AS SHOWN ON SHTS 11, 12 AND 13
OBSOLETE	F03	35-771 R06	F03	W/CACHE & DC TO DC CONVERTER
				AS SHOWN ON SHT'S 11, 12 AND 13
OBSOLETE	F02	35-771 R07	F02	W/O CACHE & W/DC TO DC CONVERTER
				AS SHOWN ON SHT'S 11, 12 AND 13
	F01	35-771 R09	F01	W/CACHE & W/O DC TO DC CONVERTER
				AS SHOWN ON SHT'S 11, 12 AND 13

REVISIONS	08	05	02	01	01	02	01	05	03	02	04	05	04	03	05	03	05
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17


BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REV LEVEL.

USED IN MANUAL 47-011 & 47-004

SCALE	DESIGNER	TEST	DATE	TITLE
	B. GREENSTEIN		11-14-80	SCHEMATIC
	B. GARY	DRAFT	11-14-80	LOCAL BANK
	R. GERO	CHK	11-14-80	CONTROLLER
	S. AGRANAL	ENGR	11-14-80	
	R. BAERER	QC	11-14-80	
	D. FRANKENBERGER	MGR	11-14-80	

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.





1	19-236	08 & 11, 22D-12 & PM10
2	19-234	08, 09, 10, 11, 12, 13
3	19-233	08, 10, 11, 13
4	19-232	08, 10, 11, 13


REF. DES.	PART NUMBER	SPARE OUTPUTS
19H	19-058	12
17E	19-126	08
16E	19-055	11
15C	19-131	07, 06, 10, 14, 15
01F	19-241	06
19M	19-234	10
07C	19-236	08, 11
06C	19-235	03, 08, 11
05H	19-232	04, 10, 13
05F	19-234	13
12R	19-163	06, 08 & 11
10A	19-163	03, 08
23D	19-154	08, 10, 12
05E	19-127	11
13H	19-126	06
13C	19-126	03
14D	19-234	04, 10, 13
25F	19-124	03, 06
09R	19-125	08, 11
09B	19-057	04
25H	19-059	12
19A	19-059	12
22F	19-058	06, 12
22D	19-057	08, 06, 10, 12
20B	19-057	06, 10, 12
20A	19-057	06
12B	19-057	04
03F	19-057	04, 10 & 12
17A	19-236	08, 11
23M	19-055	06
05M	19-234	04, 10, 13
20H	19-055	06
REF. DES.	PART NUMBER	SPARE OUTPUTS
01A	19-163	11
09A	19-160	11
06M	19-235	08, 11
REF. DES.	PART NUMBER	SPARE OUTPUTS

INPUT DATA REGISTER  
INPUT OUTPUT DATA REGISTER

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE: XX 1.003 X 1.02 N 1.03 MMLES 1.04 UNLESS OTHERWISE SPECIFIED	B. GRAY	DRAFT		SCHMATIC
		CHK		LBC
		ENGR		TAR 03974
				SHEET OF 2-18

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS PORTION.

REVISIONS	
AREA K9: REMOVED CROSS REF	
Z15 FROM 12B02	
J47 III 4635 MS 6-8-81 ED1	
AREA H-7, ADDED NEW IC	
14D: 23F05 DID GO TO	
ME1: 15L2	
JAH III 4764 MS 10-13-81 R02	




NOTES:  
1. STRAP 215-5 (TP10) TO 216-5 (TP9) FOR 4MB SYSTEM.  
FOR SYSTEMS LARGER THAN 4MB, REMOVE THE STRAP.

SCALE-	NAME	TITLE	DATE	TITLE
	B. GRAY	DRAFT	1-11-80	SCHMATIC
		CHK		LBC
		ENGR		

TASK NO. 03976  
SHEET OF 3

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


PARITY GENERATOR

SCALE	NAME	TITLE	DATE	TITLE: SCHEMATIC
		DRAFT		LBC
		CHK		
		ENGR		

TASK NO: 03976  
SHEET OF: 4-18  
DWG NO: 35-771 D08

DRAWING 44-231 24539

REVISIONS	
AREA L-3; 06J10 WAS	
06J01 IN ERROR.	
CHK'D PER MIDZ.	
4/1/68 5089 MS P-18-82 R01	



NOTES:  
1. TO DISABLE ERROR CORRECTION  
CONNECT 224-5 TO 223-5.


**MEMORY ERROR AND  
PARITY GENERATOR**

INFORMATION DISCLOSED HEREIN IS THE PROP-  
ERTY OF THE PERKIN ELMER CORPORATION,  
COMPUTER SYSTEMS DIVISION, AND SHALL NOT  
BE DISCLOSED OR USED FOR ANY OTHER PUR-  
POSES EXCEPT AS SPECIFIED BY CONTRACT BE-  
TWEEN THE RECIPIENT AND THE PERKIN ELMER  
CORPORATION. DUPLICATION OF ANY PORTION  
OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	DATE	TITLE
			SCHMATIC
			LEC

35-771R0/008 5-18

BRUNING 44-231 24538



REVISIONS	
AREA N-2, DIE 19, "AAG"	
WAS "466" IN ERROK.	
CHG'D PER M102	
DATE 5/28/63	BY 8-15-82 R01

1Q	02 D04	H1, 8E5, 11J7, 15G5, 2B9
2Q	05 D01	H2, 4A1, 5A2, 8E6, 11J7, 2B9
3Q	06 D02	H3, 15N4, 5E7, 11J7, 2B9
4Q	07 D03	H3, 4A5, 5A1, 8E7, 11J7, 2C9
5Q	12 D04	H3, 4A2, 8A6, 11J7, 2C9
6Q	15 D05	H4, 4A2, 8E6, 11J7, 2C9
7Q	16 D06	H4, 4A2, 8E7, 11J7, 2D9
8Q	19 D07	H5, 4A6, 8E7, 11J7, 2D9

1Q	02 D08	H6, 4A4, 5A1, 8K5, 11J5, 2E9
2Q	05 D09	H6, 4A6, 5A2, 8K6, 11J5, 2E9
3Q	06 D10	H6, 4G3, 5A2, 8K6, 11J5, 2E9
4Q	09 D11	H7, 4G6, 5A3, 8K6, 11J5, 2E9
5Q	12 D12	H8, 4A6, 5A6, 8K6, 11J5, 2F9
6Q	15 D13	H8, 4A3, 5A6, 8K6, 11J5, 2F9
7Q	16 D14	H9, 4A7, 5A6, 8K6, 11J5, 2F9
8Q	19 D15	H9, 4G2, 5A7, 8K7, 11J5, 2F9


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

SCALE	NAME	TITLE	DATE	TITLE: SCHEMATIC
TOLERANCE				LBC
XXX - .005				
XX - .02				
X - .05				
UNLESS OTHERWISE SPECIFIED				

TASK	SHEET OF
03976	6-18
35-77101008	

DRAWING 44-231 24538

REVISIONS	
IN AREA R3 USED WAS SPEC AS CROSS REFERENCED TO 9A9, 12A1, 15A2. IN AREA R4 GATE 06R & RESISTOR 00R WERE NOT SPEC.	
JAT 11/13/62	1/4-80 1201
IC 06R AREA K8: PIN 9 WAS TO 3K9, APPL. PIN 10 WAS TO 1A45 BELL.	
JAT 11/14/63	MS 16-8-81 202



NOTES:  
1. FOR CUSTOMER SERVICE ONLY:  
TO TURN OFF UCE/NPM AND MODULE I.D. LAMPS;  
CONNECT TP11 TO TP12 MOMENTARILY. DO NOT STRAP.  
MAKE SURE TO REMOVE THE JUMPER.

PARITY CORRECTOR & UNCORRECTABLE ERROR


SCALE	NAME	TITLE	DATE	TITLE
	B. GRAY	DRAFT		SCHMATIC
		CHK		LBC
		ENGR		

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE REQUIRER AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

35-771-202 008 7-18

REVISIONS

125, 127, 145, 147, 175 & 177	WERE 21-090 F03, 330 & 470.
11-4-80	ROI



LMB BUS  
DRIVERS AND RECEIVERS


INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE XXX 1.000 XX 1.00 X 1.00 UNLESS OTHERWISE SPECIFIED	P MARCUS	DRAFT		LBC
		CHK		
		ENGR		
				TASK NO. 03976
				SHEET OF 8-18



**REVISIONS**


127-125	9T	9S	17T	417S	WERE
21-090	F03	330	470A	21R03	WAS
					GMVFO TO CONN
218-0					
IN AREA RB 21R11 WAS SPEC AS MNEM/MC UIC02; 21R09 WAS SPEC AS "AED" TO CONN 118-0; 21R17 WAS SPEC AS GOING TO P/M.O. 19M & 22D GATES WERE DELETED. 20H & 06R LOOK WERE NOT SPEC.					
11-1	4542	11-4	80	1R01	
AREA SB, CROSS REF. FOR BMVFO WAS N7.L7:					
11-1	4793	MS	7-21	81	R02
AREA NB, RES. 00K WAS 09M; 1K TO PS; ADDED 13E8					
11-1	4769	MS	10-13	81	R03
AREA K7-K9: 15M17 WAS NC; 15M04 WAS MNEM. GWEO, DEST. 1657; 15M19 WAS NC; 15M01 WAS MNEM. EA0, DEST. 1654; 15M03 WAS NC; 15M16 WAS MNEM. LMB161, DEST BRG. ADDED 18K RESISTOR TO 15M16					
11-1	4891	MS	11-5	81	R04
AREA R-B DELETED 15E9 FROM BMVFO. 15E9 PER M102					
11-1	1508	MS	10-13	81	R05



**LMB BUS DRIVERS AND RECEIVERS**

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.			
SCALE-	NAME	TITLE	DATE
1:1		DRAFT	
1:1		CHK	
1:1		ENGR	
TITLE: SCHEMATIC			
LBC			
03976	SHEET OF		
35-771R5D08	9-18		












REVISIONS			
IN AREA AB 07M11 WAS TO LDGPI LOC. 14M6. ADDED 17A			
1	17A	19-057	11-4-80 EOI
AREA RA: ADDED 7J8 TO IC 2IM PIN 06			
JAT 19-057 19-057 MS 6-8-81 R02			
AREA N3, DELETED 09M (1K RES.), BETWEEN 06R03 & P5.			
JAH 19-057 15089 MSB-18-82 R03			

NO. 19-268 (USED HEREIN) IS A PERKIN-ELMER PROPRIETARY DESIGN. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF PERKIN-ELMER CORPORATION. NO PART OF THIS DOCUMENT IS TO BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT THEREIN. THE REQUIREMENTS OF THE PERKIN-ELMER CORPORATION. NO PART OF THIS DOCUMENT IS TO BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT THEREIN.

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE: XXX ± .005 XX ± .02 X ± .03 UNLESS OTHERWISE SPECIFIED		DRAFT		SCHEMATIC LBC
		CHK		
		ENGR		
				TASK NO. 03976
				DWG NO. 35-771 R03 D08
				SHEET OF 10-18

REVISIONS		
IN NOTE 1 FOR VARIATION WAS NOT SPEC.		
1	4542	11-5-80 ED1
AREAS K-KB: ADDED 4 (02R4)SR RESISTOR PACKAGES. ADDED NOTE 2		
2	4635	10-9-81 ED2



NOTE 1. DEPOPULATE COMPONENTS MARKED WITH AN ASTERISK FOR F02 & F04 VARIATION.  
2. DEPOPULATE COMPONENTS MARKED WITH A TRIANGLE (△) FOR F01 & F03 VARIATIONS.


CACHE & CACHE PARITY

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE: RES 1 000 CAP 1 00 IND 1 00 ANGLES 1 10 UNLESS OTHERWISE SPECIFIED	B. GRAY/D. STINE	DRAFT		SCHMATIC
		CHK		LBC
		ENGR		

LAB NO: 03976  
DWG NO: 35-771R02D08

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


REVISIONS			
IN NOTE 2 FOR VARIATION WAS NOT SPEC.			
1	1/1	4542	11-5-80 R01
AREA D2, REMOVED ASTERISK FROM 21D			
2	1/1	4597	MS 2-5-81 R02
AREA N3; ADDED "MISB1" AND REF 15AB TO 18F09			
ADDED "MISA1" & REF 15AB TO 18F10; ADDED "MIS1" & REF 15A7 TO 18F11			
3	1/1	4891	MS 11-5-81 R03
CACHE VALIDATOR PER M102			
AREA R-6, DELETED "15A9" FROM M151.			
4	1/1	5089	MS 8-18-82 R04



NOTES:  
1. REMOVE JUMPER 221-5 TO 222-5 TO FORCE CACHE MISSES.  
2. DEPOPULATE IC'S MARKED WITH AN ASTERISK FOR F02 & F04 VARIATION.

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKINELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKINELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."		SCALE -	NAME	TITLE	DATE	TITLE SCHEMATIC
						LBC
						03976
						771 R04 12-18

REVISIONS	
1	IN AREA C2 REMOVED P5 CONNECTION FROM 19A. IN NOTE 2 FOR VARIATION WAS NOT SPEC.
2	AREA A5: REMOVED 12B 03 LOG AREA B8: CROSS REF B5 WAS AS.
3	AREA F-3: CHG'D MNEM. ON 05M02 FROM BAVFO TO NVM0; AREA R-3: ADDED CROSS REF C9 TO SCLROB; AREA H-3: ADDED CROSS REF H9 15B02403 WAS TO DPR1 K2.
4	ADDED CROSS REF. AREA R-8: TO MB1B (16G3).
5	ADDED CROSS REF. 3M3 TO 11A11.




NOTE;  
 1. ALL IC ON THIS SHEET ARE PSU UNLESS NOTED OTHERWISE  
 2. DEPOPULATE COMPONENTS IN THE DOTTED BOX FOR FOI & FDA VARIATION.

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC	
TOLERANCE	B. GRAY	DRAFT		LBC	
RES ± .003		CHK			
XX ± .02		ENGR			
± .03					
UNLESS OTHERWISE SPECIFIED					
DRAWN		DATE		SHEET OF	
03976		35-771-0808		13-18	

REVISIONS

IN AREA M6 "LDGPI" WAS SPEC AS GOING TO 10B8.  
IN AREA M5 "FNPMO" WAS SPEC AS GOING TO 7M4 ONLY  
JAN 11 1963 MS 11-5-811003  
AREA M4: FROM 25406 DEL 7UB  
AREA D1: TO 8A06 ADDED DEST1  
AREA C1: IC 19M WAS 22D  
JAN 11 1963 MS 11-5-811002  
AREA M3: 08C04 WAS CONN. TO 18K13  
JLV 11 1969 MS 11-5-811003  
AREA R-5: 25R09  
FNPM11 DID GO TO 7M7 IN ERROR. CHG'D PER 11102.  
JAN 11 1969 MS 11-5-811004




COMMAND DECODE  
AND CONTROL

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE		DRAFT		SHEET OF
XXX ± .003		CHK		14-18
XX ± .002		ENGR		
X ± .001				
UNLESS OTHERWISE SPECIFIED				

TASK NO.	REV. NO.	DATE	BY
03976			
35-77104-008			

REVISIONS	
AREA L-2, DELETED 3H7 FROM MEI; ADDED 3H7 TO MEI; AREA F-3, 18C13 DID GO TO 20D05.	
10/19/71 4764 MS 10-13-81 R01	
AREA A7-A9: ADDED GATE 06M; 18F02 WAS "MIS1" REF 12N5; PIN 12 WAS "BYPI" REF 16K6; PIN 13 WAS CONN. TO PIN 12; 14J02 WAS "TA061" REF 16D1. AREA NT: "DUBA" WAS "DUAD"; DELETED REF 11-0 4 ADDED 9K8. AREA H8; 1C 18M WAS A 19-082; 4 DELETED RESISTOR (470) 18K63-67 WHERE 18K63 WAS CONN. TO 18M08.	
11/11/71 4891 MS 11-6-81 R02	
AREA J-7, DELETED "14N4" FROM SCLKIA:	
11/11/71 5089 MS 11-8-82 R03	



"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

**CONTROL**

SCALE	NAME	TITLE	DATE	FILE SCHEMATIC
TOLERANCE 0.005 0.02 0.05 UNLESS OTHERWISE SPECIFIED	B. GRAY	DRAFT		LBC
		CHK		
		ENGR		

TASK NO. 03976 SHEET OF 15-18  
 DRAWING NO. 35-771R03D08






CROSS REFERENCE NET #, MNEMONIC, SHEET #																																							
NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	
0001	A080	3	0063	D090	11	0125			0187	ELMA31	3	0249	LMB111	8	0311	MDS150	2	0373	RDO21	3	0435	TAI81	16	0497	O7J05	4	0559	O5E06	7	0621	22E02	12	0683	20M08	14				
0002	A090	3	0064	D100	11	0126	EBO00	6	0188	FNPMO	14	0250	LMB121	8	0312	MDS160	2	0374	RDO31	3	0436	TAI81	16	0498	O7K06	4	0560	O5E08	7	0622	25A05	12	0684	22H06	14				
0003	A100	3	0065	D110	11	0127	EBO10	6	0189			0251	LMB131	8	0313	MDS170	2	0375	RDSO	9	0437	TA201	16	0499	O7K05	4	0561	O5E11	7	0623	25A07	12	0685	20J14	14				
0004	A110	3	0066	D120	11	0128	EBO20	6	0190	TP9	3	0252	LMB141	8	0314	MDS180	2	0376	RDSI	9	0438	TBO01	16	0500	O8J06	4	0562	O6E03	7	0624	25A09	12	0686	17H10	14				
0005	A120	3	0067	D130	11	0129	EBO30	6	0191	LDO1	10	0253	LMB151	8	0315	MDS190	2	0377	REO	15	0439	TBO21	16	0501	O8J05	4	0563	O6E06	7	0625	25A11	12	0687	21D04	14				
0006	A130	3	0068	D140	11	0130	EBO40	6	0192	LDO2	10	0254	LMB161	8	0316	MDS200	2	0378	REI	15	0440	TBO41	16	0502	O8K06	4	0564	O6E08	7	0626	24A05	12	0688	21D05	14				
0007	A140	3	0069	D150	11	0131	EBO50	6	0193	LDBY01	14	0255	LMB171	8	0317	MDS210	2	0379	REFO	13	0441	TBO61	16	0503	O8K05	4	0565	O8D05	7	0627	24A07	12	0689	21D06	14				
0008	A150	3	0070	D160	11	0132	EBO60	6	0194	LDBY11	14	0256	LMB181	8	0318	MDS220	2	0380	REFOA	13	0442	TBO81	16	0504	O9J06	4	0566	O8D06	7	0628	24A09	12	0690	21D07	14				
0009	A160	3	0071	D170	11	0133	EBO70	6	0195	LDBY21	14	0257	LMB191	8	0319	MDS230	2	0381	REFI	13	0443	TB101	16	0505	O9J05	4	0567	O10D05	7	0629	24A11	12	0691	16D05	14				
0010	A170	3	0072	D180	11	0134	EBO80	6	0196	LDBY31	14	0258	LMB201	8	0320	MDS240	2	0382	RELI	14	0444	TB121	16	0506	O9K06	4	0568	O10D06	7	0630	23A05	12	0692	22F08	14				
0011	A180	3	0073	D190	11	0135	EBO90	6	0197	LDGPI	14	0259	LMB211	8	0321	MDS250	2	0383	REQI	13	0445	TB141	16	0507	O9K05	4	0569	O12D05	7	0631	23A07	12	0693	O2F06	14				
0012	A190	3	0074	D200	11	0136	EB100	6	0198	LDO1	16	0260	LMB221	8	0322	MDS260	2	0384	RFA01	13	0446	TB161	16	0508	O10J06	4	0570	O12D06	7	0632	23A09	12	0694	O1C06	14				
0013	A200	3	0075	D210	11	0137	EB110	6	0199	LMBY0	15	0261	LMB231	8	0323	MDS270	2	0385	RFA11	13	0447	TBO80	16	0509	O10J05	4	0571	O6D05	7	0633	23A11	12	0695	O3C06	14				
0014	A210	3	0076	D220	11	0138			0200	LMBY1	15	0262	LMB241	9	0324	MDS280	2	0386	RFA21	13	0448	TAA020	16	0510	O10K06	4	0572	O6D06	7	0634	22A05	12	0696	O2C06	14				
0015	A220	3	0077	D230	11	0139	EB120	6	0201	LOE1	16	0263	LMB251	9	0325	MDS290	2	0387	RFA31	13	0449	TAA001	16	0511	O10K05	4	0573	O5H01	7	0635	22A07	12	0697	O4C06	14				
0016	A230	3	0078	D240	11	0140	EB130	6	0202	GPO00	7	0264	LMB261	9	0326	MDS300	2	0388	RFA41	13	0450	TAA121	16	0512	O11J06	5	0574	O3J03	7	0636	25M04	12	0698	O3C08	14				
0017	A240	3	0079	D250	11	0141	EB140	6	0203	GPO10	7	0265	LMB271	9	0327	MDS310	2	0389	RFA51	13	0451	TBB040	16	0513	O11J05	5	0575	O3F08	7	0637	25M07	12	0699	O19C06	15				
0018	A250	3	0080	D260	11	0142	EB150	6	0204	GPO20	7	0266	LMB281	9	0328	MREO	9	0390	RFA61	13	0452	TBB101	16	0514	O11K06	5	0576	O13D09	7	0638	24M04	12	0700	O18C06	15				
0019	A260	3	0081	D270	11	0143	EB160	6	0205	GPO30	7	0267	LMB291	9	0329	MREFO	9	0391	RFA71	13	0453	TBB101	16	0515	O11K05	5	0577	O16C02	7	0639	24M07	12	0701	O15J11	15				
0020	A270	3	0082	D280	11	0144	EB170	6	0206	GPO40	7	0268	LMB301	9	0330	MWA001	9	0392	RFAQ1	15	0454	TAA021	16	0516	O12J06	5	0578	O42X10	7	0640	24M09	12	0702	O19C11	15				
0021	A280	3	0083	D290	11	0145	EB180	6	0207	GPO50	7	0269	LMB311	9	0331	MWA011	9	0393	RFWI	14	0455	TELO	14	0517	O12J05	5	0579	O16C07	7	0641	24M12	12	0703	O17C12	15				
0022	A290	3	0084	D300	11	0146	EB190	6	0208	GPO60	7	0270	LMB321	9	0332	MWEO	9	0394	RDS11	14	0456	TELI	14	0518	O12K06	5	0580	O42X07	7	0642	O21C08	12	0704	O15E03	15				
0023	A300	3	0085	D310	11	0147	EB200	6	0209	GDD1	15	0271	LMB331	9	0333	MXO21	3	0395	RSELO	13	0457	UP000	9	0519	O12K05	5	0581	O16C10	7	0643	O18F06	12	0705	O18C08	15				
0024	A310	3	0086	D00A	15	0148	EB210	6	0210	GMERI	15	0272	LMB341	9	0334	MXO31	3	0396	RSTO	14	0458	UP010	9	0520	O13J06	5	0582	O42X04	7	0644	MISS1	12	0706	O15A10	15				
0025	A161	10	0087	D020A	15	0149	EB220	6	0211	GMVFO	9	0273	LMB351	9	0335	NCEO	9	0397	RSTI	14	0459	UP020	9	0521	O13J05	5	0583	O42X00	7	0645	O25D02	12	0707	O14J06	15				
0026	A171	10	0088	D160A	15	0150	EB230	6	0212	HITI	12	0274	LMB361	9	0336	NCLR1	14	0398	RUREI	14	0460	UPO30	9	0522	O13K06	5	0584	O42X01	7	0646	O25D04	12	0708	O14J08	15				
0027	A181	10	0089	DA00	5	0151	EB240	6	0213	LMA080	3	0275	LMB371	9	0337	NEO	15	0399	SOO1	10	0461	UPO40	9	0523	O13K05	5	0585	O15C03	7	0647	O25D06	12	0709	O05K08	15				
0028	A191	3	0090	DA10	5	0152	EB250	6	0214	LMA090	3	0276	LMB381	9	0338	NEI	15	0400	SO11	10	0462	UPO50	9	0524	O3F02	5	0586	O42X16	7	0648	O25D08	12	0710	O18J06	15				
0029	A301	14	0091	DA20	5	0153	EB260	6	0215	LMA100	3	0277	MBO	13	0339	NPMO	14	0401	SO21	10	0463	UPO60	9	0525			0587	O9M14	7	0649	MISB1	12	0711	O23M08	15				
0030	ADO1	10	0092	DA30	5	0154	EB270	6	0216	LMA110	3	0278	MBOA	13	0340	NBAL1	12	0402	SO31	10	0464	UCEO	7	0526	O11E03	6	0588	O9K10	9	0650	MISA1	12	0712	O18H06	15				
0031	AD11	10	0093	DA40	5	0155	EB280	6	0217	LMA120	3	0279	MBI	13	0341	NVMO	9	0403	SO41	10	0465	UCEI	7	0527	O11E06	6	0589	RSU		0651	O25D10	12	0713	O18K05	15				
0032	AD21	10	0094	DB00	5	0156	EB290	6	0218	LMA130	3	0280	MBIA	13	0342	ODDI	16	0404	SO51	10	0466	UDDO	15	0528	O11E08	6	0590	O19M10	9	0652	O25D12	12	0714	O4J08	15				
0033	AD31	10	0095	DB10	5	0157	EB300	6	0219	LMA140	3	0281	MBIB	13	0343	MATFO	14	0405	SO61	10	0467	UDD1	15	0529	O11E11	6	0591	O17H02	10	0653	O24D02	12	0715	O4J06	15				
0034	BMC10	9	0096	DB20	5	0158	EB310	6	0220	LMA150	3	0282	MBIC	13	0344	MATDO	14	0406	SDY1	14	0468	UFPI	16	0530	O12E03	6	0592	O15H06	10	0654	O24D04	12	0716	O17J08	15				
0035	BMVFO	9	0097	DB30	5	0159	EPB000	7	0221	LMA160	3	0283	MC10	16	0345	PSFWO	14	0407	SCLKI	9	0469	VALO	12	0531	O12E06	6	0593	O05K05	10	0655	O24D06	12	0717	O23D06	15				
0036	BSCLO	9	0098	DB40	5	0160	EPB010	7	0222			0284	MCCO	9	0346	PSHWO	14	0408	SCLKIA	9	0470	VALI	12	0532	O12E08	6	0594	O15E06	10	0656	O24D08	12	0718	O16E08	15				
0037	BYPO	16	0099	DB50	5	0161	EPB020	7	0223	LMA170	3	0285	MEO	10	0347	POO0	4	0409	SCLKOA	10	0471	WAOO0	3	0533	O12E11	6	0595	O23M06	10	0657	O24D10	12	0719	O05C06	14				
0038	BYPI	16	0100	DB60	5	0162	EPB030	7	0224	LMA180	3	0286	ME1	15	0348	PO10	4	0410	SCLRI8	13	0472	WAOO1	3	0534	O13E03	6	0596	O16H06	10	0658	O24D12	12	0720	O15E11	14				
0039	CAENO	16	0101	DB70	5	0163	EPB040	7	0225	LMA190	3	0287	MEA000	9	0349	PO20	4	0411	SCLRO	13	0473	WAO10	3	0535	O13E06	6	0597	O19M04	10	065									







TEST POINTS

#	MNEMONIC	SHT.
TP1	GND	5
TP2	DEBRD	5
TP3	GND	12
TP4	TP4	12
TP5	MBIC	13
TP6	TP6	13
TP7	GND	14
TP8	BYPI	14
TP9	TP9	3
TP10	GND	3
TP11	OGROB	7
TP12	GND	7

TEST POINTS (CONT)

#	MNEMONIC	SHT.
TP13	GSTRIN00	13
TP14	GSTRIN10	13
TP15	RCTLDO	13
TP16	TASTQ	16
TPA	PFSDI	13
TPB	PFSDIR	13
TPC	TGA211	12
TPD	TGA201	12
TPE	TGA191	12
TPF	TGA181	12
TPG	TGA171	12
TPH	TGA161	12
TPJ	TGA151	12
TPK	TGA141	12
TPL	TGA131	12
TPM	TGA121	12
TPN	TGA111	12
TPO	TGA091	12
TPP	TGA081	12

BACK PANEL MAP

ROW	ROW	TERM. NO.
1	2	
GND	GND	43
PFSDQ	BSCLEQ	42
	RCLCQ	41
		40
		39
		38
		37
		36
		35
		34
		33
		32
		31
		30
		29
		28
		27
		26
		25
		24
		23
		22
		21
		20
		19
		18
		17
		16
		15
		14
		13
		12
		11
		10
		09
		08
		07
		06
		05
		04
		03
		02
		01
		00

BACK PANEL MAP

TERM. NO.	ROW	ROW
43	GND	GND
42	GND	GND
41	GND	GND
40	GND	GND
39	GND	GND
38	GND	GND
37	GND	GND
36	GND	GND
35	GND	GND
34	GND	GND
33	GND	GND
32	GND	GND
31	GND	GND
30	GND	GND
29	GND	GND
28	GND	GND
27	GND	GND
26	GND	GND
25	GND	GND
24	GND	GND
23	GND	GND
22	GND	GND
21	GND	GND
20	GND	GND
19	GND	GND
18	GND	GND
17	GND	GND
16	GND	GND
15	GND	GND
14	GND	GND
13	GND	GND
12	GND	GND
11	GND	GND
10	GND	GND
09	GND	GND
08	GND	GND
07	GND	GND
06	GND	GND
05	GND	GND
04	GND	GND
03	GND	GND
02	GND	GND
01	GND	GND
00	GND	GND

REVISIONS

REV. NO.	INIT. DATE	DESCRIPTION
1	11-11-81	SHT 2, 3, 9, 13, 15, 17, 18 WERE SPEC. AS REV. R00. REV. LEVEL OF BOARDS IN VARIATION TABLE WERE R00.
2	11-11-81	RELEASED FOR PRODUCTION
3	11-11-81	REVISED SHTS 1, 2 & 18
4	11-11-81	REVISED SHTS 1, 16, 17, 18
5	11-11-81	REVISED SHTS 1, 2, 3, 9, 13, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43
6	11-11-81	AREA K9 47-022 WAS 47-004. AREA E9 35-806 F01 F02 WERE R02. REV. 16, 17, 18
7	11-11-81	REV'D SHTS 1, 2, 10, 13, 16, 418 - 35-806 F01 & F02 WERE R03.
8	11-11-81	15089 MS 8-20-82 R05

FUNCTIONAL VARIATION TABLE

REV. NO.	DESCRIPTION	AS SHOWN ON SHT'S
F02	35-806 R05	WICACHE
F01	35-806 R05	WICACHE

REVISIONS SHEET

5	4	1	0	0	0	0	2	1	0	1	2	3	2	5			
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18

NOTE - SEE SHT 2 FOR TABLE OF SPARES.

BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REV LEVEL.

USED IN MANUAL 47-022


SCALE: E GREENSTEIN

DATE	TEST	TITLE
12-10-80	DRAFT	SCHEMATIC LOCAL BANK
9-11-81	CHK	CONTROL
9-11-81	ENGR	(M.B. CAPABILITY)
9-11-81	QC	03183
9-11-81	MGR	35-806 R05 DIB

REVISIONS

TABLE OF SPARES; CIM WAS NOT SPEC. 18A-13, A 19-236 WAS DELETED, 17F-08 A 19-126 WAS DELETED, 04C SPARE OUTPUTS, 02E WERE DELETED.

Q5	19-1743	8-18-81	RO1
DELETED 10A, 08 & 11 FROM SPARE GATES TABLE			
JUL	1985	R 11-11-81	RO2
DELETED 06C11, 19-235 FROM SPARE GATE LIST.			
KAN	1989	1-19-82	RO3
DELETED 05A 8/9, 19-163 FROM SPARE LIST.			
AN	1989	8-20-82	RO4



25F	19-124	03, 06
23M	19-055	06
23D	19-154	08, 10, 12
22D	19-057	06, 08, 10, 12
20H	19-055	06
20B	19-057	06, 10, 12
20A	19-057	06
19M	19-234	10
19H	19-058	12
19A	19-059	12
17A	19-236	11
01M	19-234	04, 10, 13
15C	19-131	7/6, 10/11, 15/14
12R	19-163	06, 08, 11
10A	19-163	03
09R	19-055	08, 11
12B	19-057	04
09A	19-160	11
06A	19-190	13
05H	19-234	04, 10, 13
05F	19-234	13
05E	19-127	11
03F	19-057	04, 10, 12
02, A	19-063	8/9
17, A	19-057	04
01F	19-241	06

TABLE OF SPARES

REF. DESIGN.	PART NUMBER	SPARE OUTPUTS
06A	19-190	13
05H	19-234	04, 10, 13
05F	19-234	13
05E	19-127	11
03F	19-057	04, 10, 12
02, A	19-063	8/9
17, A	19-057	04
01F	19-241	06

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

NOTES 1. DEPOPULATE IC'S & DISCRETES MARKED WITH AN ASTERISK (\*) FOR FOI VARIATION.

INPUT OUTPUT DATA REGISTER


SCALE	NAME	TITLE	DATE	TITLE
1:1	QSTINE	DRAFT	12-10-80	SCHMATIC
		CHK		LBC
		ENGR		8MB CAPABILITY
				TAP 03123
				35-806 Rev. 048

A B C D E F G H J K L M N

**PROCESSOR ADDRESS BUS**

**REVISIONS**

AREA M4, IC 17F08 WAS NOT SPECIFIED. IN AREA H9 MNEMONIC OF 23F05 WAS ME1			
Q25	U4P	4763	8-18-81 R01



NOTES 1. STRAP 215-5 (TP10) TO 216-5 (TP9) FOR 8MB SYSTEM. FOR SYSTEMS LARGER THAN 8MB, REMOVE THE STRAP.

**PERKIN-ELMER**

Computer Systems Division  
Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
LBC (8MB CAPABILITY)

DRAFTER	Q25	DATE	12-13-80	TASK	03/83	SHT	3 - 18
DATE	12-13-80	TASK	DWG 35-806 R01	DOB			

DRAWING 44-131-40599-2

A B C D E F G H J K L M N R S



"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."


PARITY GENERATOR

SCALE-	NAME	DATE	TITLE
	DSTINE		SCHMATIC
			LBC (SME CAPABILITY)

TASK NO. 03183  
SHEET OF 4-18

WORKING 44-331 24538

REVISIONS



NOTES:  
1. TO DISABLE ERROR CORRECTION  
CONNECT 224-5 TO 223-5.


**MEMORY ERROR AND  
PARITY GENERATOR**

ALL INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED IN CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	DATE	TITLE: SCHEMATIC
	CHK		LBC (2ME CAPABILITY)
	ENGR		
TAP 03183 35 806 008 5-18			SHEET OF 5-18



REVISIONS




INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED IN CONTRACTS BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. UNLESS OTHERWISE SPECIFIED, THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE: SCHEMATIC
		CRAFT		LBC (8MB CAPABILITY)
		CHK		
		ENGR		
JOB NO 03183			SHEET OF 6-18	
DWG NO 35-806			DOB	

BRUNING 44-231 24538

REVISIONS



NOTES:  
1. FOR CUSTOMER SERVICE ONLY:  
TO TURN OFF DCE/NPM AND MODULE I. D. LAMPS;  
CONNECT TP11 TO TP12 MOMENTARILY. DO NOT STRAP.  
MAKE SURE TO REMOVE THE JUMPER.

PARITY CORRECTOR & UNCORRECTABLE ERROR

SCALE	NAME	TITLE	DATE

		TITLE	DATE


TITLE: SCHEMATIC  
LBC (8MB CAPABILITY)

TAP 03182  
35-806 808 7-18

DRAWING 44-231-24530




REVISIONS



LMB BUS  
DRIVERS AND RECEIVERS

ALL INFORMATION CONTAINED HEREIN IS THE PROPERTY OF PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES WITHOUT THE WRITTEN CONSENT OF PERKIN-ELMER CORPORATION. THIS LEGEND IS AN INHERENT PART OF THIS DOCUMENT AND SHALL REMAIN WITH THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE SCHEMATIC
1:1		DRAFT		LBC (8MB CAPABILITY)
		CHK		
		ENGR		
TOLERANCE				
XXX	± 0.005			
XX	± 0.02			
X	± 0.03			
ANGLES				
UNLESS OTHERWISE SPECIFIED				
FORM NO. 03183		SHEET OF 8-18		
REV. NO. 35-806		D08		



REVISIONS			
AREA L9 RES. OK WAS 09M W/ PIN 16 TO P5 & PIN 09 TO NVM0 VALUE 1K			
DES	UJP	4763	8-18-81 R01
AREA K9, EXTENSIVE CHANGES MADE TO IC 15M, FOR PREVIOUS REV LEVEL SEE R01 MICRO-FILM COPY.			
KR	UJ	4909	MS 1-15-82 R02

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
 LBC (8MB CAPABILITY)

DRAFTER	
DATE	12-11-80
TASK	03183
DWG	35-806 R02
SHT	9 - 18

NOTES

BRUNING 44-131 405792



REVISIONS				
AREA N-5, DILLIARD 1K RESISTOR				
09M BITUMIN OGLIC & PS.				
JAN 80	5089	NIS	8-13-82	ROI

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE SCHEMATIC  
 LBC (8MB CAPABILITY)

NOTES

DRAFTER	DATE	TASK 03183	SHT
QSTINE	12-15-80	DWG 35 806 ROI DOB	10-18

REVISIONS




NOTE 1. DEPOPULATE COMPONENTS MARKED WITH AN ASTERISK FOR F02 VARIATION.

CACHE & CACHE PARITY

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE XXX ± .005 XX ± .02 X ± .03 UNLESS OTHERWISE SPECIFIED		DRAFT		SCHEMATIC LBC (BMB CAPABILITY)
		CHK		
		ENGR		
				TAB NO. 03183
				SHEET OF 11-18

THIS DOCUMENT IS UNCLASSIFIED  
 EXCEPT WHERE SHOWN OTHERWISE  
 BY THE PERKIN-ELMER CORPORATION  
 COMPUTER SYSTEMS DIVISION AND SHALL NOT  
 BE DISCLOSED OR USED FOR ANY OTHER PURPOSE  
 WITHOUT THE EXPRESS WRITTEN PERMISSION OF  
 THE PERKIN-ELMER CORPORATION. THIS DOCUMENT  
 IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE  
 BY THE PERKIN-ELMER CORPORATION.



REVISIONS

AREA N6, ADDED MISB1
5 MISB1 W/CROSS REF
15A8 TO 18F09 & 18F10.
AREA N6, ADDED MISS
W/CROSS REF 15A7 TO
18F11.
REF 111 4909 181 1-15-82 201X

- NOTES:
1. REMOVE JUMPER 221-5 TO 222-5 TO FORCE CACHE MISSES.
  2. DEPOPULATE IC'S MARKED WITH AN ASTERISK FOR F02 VARIATION.

INFORMATION DISCLOSED HEREIN IS THE PROP ERTY OF THE PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PUR POSES EXCEPT AS SPECIFIED BY CONTRACT BE TWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.		SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE	*** 1.000			DRAFT		LBC (8MB CAPABILITY)
** 0.002				CHK		
* 0.005				ENGR		
UNLESS OTHERWISE SPECIFIED						
FORM 03183						SHEET OF 12-18
35-80601						








**REVISIONS**

AREA F3, IC 18A13 WAS NOT SPEC. PIN 05 OF 20D WENT TO 19C13

25V1, 426J 8-18-81 R01

EXTENSIVE CHANGES TO AREA F3, J7 & N7, (R18, 106C) PREVIOUS REV LEVEL SEE R01 MICRO-FILM COPY.


4909 148 1-19-82 R02



THIS DOCUMENT IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS THE PROPERTY OF PERKIN-ELMER CORPORATION AND IS LOANED TO YOU. IT IS TO BE RETURNED TO PERKIN-ELMER CORPORATION AT THE END OF THE LOAN PERIOD. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. THE PERKIN-ELMER CORPORATION IS NOT RESPONSIBLE FOR ANY PORTION OF THIS DATA SHEET WHICH IS THE PROPERTY OF THE USER.

SCALE-		NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE	± 0.05				DRAFT
XX	± 0.02				CHK
Δ	± 0.03				ENGR
ANGLES	± 1°				
UNLESS OTHERWISE SPECIFIED					
TAX	03183				SHEET OF
REV	35-806, R02 D08				15-18





**REVISIONS**

AREA D1, F1, D6 & F6 IC'S	
17B, 18B, 13A & 13B WERE	
19-249 F02, ADDED NOTE	
2/11/77 4900 122-B1 E01	
AREA C8 ADDED 15A9	
TO TAO41, AREA R3 DUMA	
WAS DUA0A, AREA S5 18J	
PIN 07 WAS NC, 18J PIN	
09 WAS ALSO CROSS REF	
TO 919, AREA E9 ADDED	
RES 18K TO 16D PIN 10	
4/11/77 4909 18-19-82 102	
AREA K-2, 18D04 DID	
GO TO PRFW1, LOC.	
14H5, 18D05 DID GO TO	
18D04, AREA J-3 & 4,	
ADDED O5A, I.C.	
4/11/77 5089 18-19-82 102	

**NOTES:**  
 1. REMOVE STRAP FROM 217-S (TP2) TO 218-S (TP7) TO BYPASS CACHE.  
 2. IC LOCATIONS SHOW IN PARENTHESIS REPRESENT ALTERNATE USE OF 19-249 F02.



**TIMER & CONTROL**

SCALE-	NAME	TITLE	DATE	TITLE SCHEMATIC
TOLERANCE		DRAFT		LBC
XXX ± 0.05		CHK		
XX ± 0.02		ENGR		
X ± 0.01				
ANGLES ± 10				
UNLESS OTHERWISE SPECIFIED				

THIS INFORMATION IS UNCLASSIFIED AND IS THE PROPERTY OF PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION. AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS PROVIDED BY CONTRACT BE TWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGAL NOTICE.

CROSS REFERENCE NET #, MNEMONIC, SHEET #																																			
NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.						
0001	A080	3	0063	D090	11	0125			0187	ELMA31	3	0249	LMB111	8	0311	MDS150	2	0373	RDO21	3	0435	TA161	16	0497	O7J05	4	0559	O5E06	7	0621	22E02	12	0683	ZOM08	14
0002	A090	3	0064	D100	11	0126	EBO00	6	0188	FNP00	14	0250	LMB121	8	0312	MDS160	2	0374	RDO31	3	0436	TA181	16	0498	O7K06	4	0560	O5E08	7	0622	TGA081	12	0684	Z2H06	14
0003	A100	3	0065	D110	11	0127	EBO10	6	0189			0251	LMB131	8	0313	MDS170	2	0375	RDS0	9	0437	TA201	16	0499	O7K05	4	0561	O5E11	7	0623	TGA091	12	0685	Z0J14	14
0004	A110	3	0066	D120	11	0128	EBO20	6	0190	TP9	3	0252	LMB141	8	0314	MDS180	2	0376	RDS1	9	0438	TB001	16	0500	O8J06	4	0562	O6E03	7	0624	TGA101	12	0686	17H10	14
0005	A120	3	0067	D130	11	0129	EBO30	6	0191	LDO1	10	0253	LMB151	8	0315	MDS190	2	0377	RE0	15	0439	TB021	16	0501	O8J05	4	0563	O6E06	7	0625	TGA111	12	0687	21D04	14
0006	A130	3	0068	D140	11	0130	EBO40	6	0192	LDO2	10	0254	LMB161	8	0316	MDS200	2	0378	RE1	15	0440	TB041	16	0502	O8K06	4	0564	O6E08	7	0626	TGA121	12	0688	21D05	14
0007	A140	3	0069	D150	11	0131	EBO50	6	0193	LDBY01	14	0255	LMB171	8	0317	MDS210	2	0379	REFO	13	0441	TB061	16	0503	O8K05	4	0565	O8D05	7	0627	TGA131	12	0689	21D06	14
0008	A150	3	0070	D160	11	0132	EBO60	6	0194	LDBY11	14	0256	LMB181	8	0318	MDS220	2	0380	REFOA	13	0442	TB081	16	0504	O9J06	4	0566	O8D06	7	0628	TGA141	12	0690	21D07	14
0009	A160	3	0071	D170	11	0133	EBO70	6	0195	LDBY21	14	0257	LMB191	8	0319	MDS230	2	0381	REF1	13	0443	TB101	16	0505	O9J05	4	0567	10D05	7	0629	TGA151	12	0691	16D05	14
0010	A170	3	0072	D180	11	0134	EBO80	6	0196	LDBY31	14	0258	LMB201	8	0320	MDS240	2	0382	RELI	14	0444	TB121	16	0506	O9K06	4	0568	10D06	7	0630	TGA161	12	0692	22F08	14
0011	A180	3	0073	D190	11	0135	EBO90	6	0197	LDGPI	14	0259	LMB211	8	0321	MDS250	2	0383	REQ1	13	0445	TB141	16	0507	O9K05	4	0569	12D05	7	0631	TGA171	12	0693	O2F06	14
0012	A190	3	0074	D200	11	0136	EB100	6	0198	LDOD1	16	0260	LMB221	8	0322	MDS260	2	0384	RFA01	13	0446	TB161	16	0508	10J06	4	0570	12D06	7	0632	TGA181	12	0694	O1C06	14
0013	A200	3	0075	D210	11	0137	EB110	6	0199	LMBYO	15	0261	LMB231	8	0323	MDS270	2	0385	RFA11	13	0447	TB080	16	0509	10J05	4	0571	O6D05	7	0633	TGA191	12	0695	O3C06	14
0014	A210	3	0076	D220	11	0138			0200	LMBY1	15	0262	LMB241	9	0324	MDS280	2	0386	RFA21	13	0448	TAA020	16	0510	10K06	4	0572	O6D06	7	0634	TGA201	12	0696	O2C06	14
0015	A220	3	0077	D230	11	0139	EB120	6	0201	LOE1	16	0263	LMB251	9	0325	MDS290	2	0387	RFA31	13	0449	TAA001	16	0511	10K05	4	0573	O5H01	7	0635	TGA211	12	0697	O4C06	14
0016	A230	3	0078	D240	11	0140	EB130	6	0202	GPO00	7	0264	LMB261	9	0326	MDS300	2	0388	RFA41	13	0450	TAA121	16	0512	11J06	5	0574	O3J03	7	0636	25M04	12	0698	O3C08	14
0017	A240	3	0079	D250	11	0141	EB140	6	0203	GPO10	7	0265	LMB271	9	0327	MDS310	2	0389	RFA51	13	0451	TBB040	16	0513	11J05	5	0575	O3F08	7	0637	25M07	12	0699	19C06	15
0018	A250	3	0080	D260	11	0142	EB150	6	0204	GPO20	7	0266	LMB281	9	0328	MRE0	9	0390	RFA61	13	0452	TBB101	16	0514	11K06	5	0576	13D09	7	0638	24M04	12	0700	18C06	15
0019	A260	3	0081	D270	11	0143	EB160	6	0205	GPO30	7	0267	LMB291	9	0329	MREFO	9	0391	RFA71	13	0453	TBB141	16	0515	11K05	5	0577	1EC02	7	0639	24M07	12	0701	15J11	15
0020	A270	3	0082	D280	11	0144	EB170	6	0206	GPO40	7	0268	LMB301	9	0330	MWAOO1	9	0392	RFQ1	15	0454	TAA021	16	0516	12J06	5	0578	42X10	7	0640	24M09	12	0702	19C11	15
0021	A280	3	0083	D290	11	0145	EB180	6	0207	GPO50	7	0269	LMB311	9	0331	MWAOH1	9	0393	RFW1	14	0455	TELO	14	0517	12J05	5	0579	16C07	7	0641	24M12	12	0703	17C12	15
0022	A290	3	0084	D300	11	0146	EB190	6	0208	GPO60	7	0270	LMB321	9	0332	MWEO	9	0394	RST1	14	0456	TELI	14	0518	12K06	5	0580	42X07	7	0642	21C08	12	0704	15E03	15
0023	A300	3	0085	D310	11	0147	EB200	6	0209	GDD1	15	0271	LMB331	9	0333	MXO21	3	0395	RSELO	13	0457	UPOO0	9	0519	12K05	5	0581	16C10	7	0643	18F06	12	0705	18C08	15
0024	A310	3	0086	DOO0A	15	0148	EB210	6	0210	GMER1	15	0272	LMB341	9	0334	MXO31	3	0396	RSTO	14	0458	UPO10	9	0520	13J06	5	0582	42X04	7	0644	MIES1	12	0706	15A10	15
0025	A161	10	0087	DO20A	15	0149	EB220	6	0211	GMVFO	9	0273	LMB351	9	0335	NCEO	9	0397	RST1	14	0459	UPO20	9	0521	13J05	5	0583	42X00	7	0645	25D02	12	0707	14J06	15
0026	A171	10	0088	D160A	15	0150	EB230	6	0212	HITI	12	0274	LMB361	9	0336	NCLR1	14	0398	RURE1	14	0460	UPO30	9	0522	13K06	5	0584	42X01	7	0646	25D04	12	0708	14J08	15
0027	A181	10	0089	DA00	5	0151	EB240	6	0213	LMA090	3	0275	LMB371	9	0337	NEO	15	0399	SOO1	10	0461	UPO40	9	0523	13K05	5	0585	15C03	7	0647	25D06	12	0709	O5K08	15
0028	A191	3	0090	DA10	5	0152	EB250	6	0214	LMA090	3	0276	LMB381	9	0338	NEI	15	0400	SOI1	10	0462	UPO50	9	0524	O3F02	5	0586	42X16	7	0648	25D08	12	0710	18J06	15
0029	A301	14	0091	DA20	5	0153	EB260	6	0215	LMA100	3	0277	MBO	13	0339	NPMO	14	0401	SO21	10	0463	UPO60	9	0525			0587	O9M14	7	0649	MISB1	12	0711	23M08	15
0030	AD01	10	0092	DA30	5	0154	EB270	6	0216	LMA110	3	0278	MBOA	13	0340	NBALI	12	0402	SO31	10	0464	UCE1	7	0526	11E03	6	0588	O9K10	9	0650	MISAI	12	0712	18H06	15
0031	AD11	10	0093	DA40	5	0155	EB280	6	0217	LMA120	3	0279	MBI	13	0341	NVMO	9	0403	SO41	10	0465	UCE1	7	0527	11E06	6	0589	P500K	0651	25D10	12	0713	18K05	15	
0032	AD21	10	0094	DB00	5	0156	EB290	6	0218	LMA130	3	0280	MBA	13	0342	ODDI	16	0404	SO51	10	0466	UDD0	15	0528	11E08	6	0590	19M10	9	0652	25D12	12	0714	O4J08	15
0033	AD31	10	0095	DB10	5	0157	EB300	6	0219	LMA140	3	0281	MBIB	13	0343	MATFO	14	0405	SO61	10	0467	UDD1	15	0529	11E11	6	0591	17H02	10	0653	24D02	12	0715	O4J06	15
0034	BMC10	9	0096	DB20	5	0158	EB310	6	0220	LMA150	3	0282	MBIC	13	0344	MATDO	14	0406	SDY1	14	0468	UFFP1	16	0530	12E03	6	0592	15H06	10	0654	24D04	12	0716	17J08	15
0035	BMVFO	9	0097	DB30	5	0159	EPB000	7	0221	LMA160	3	0283	MCIO	16	0345	PSFWO	14	0407	SCLKI	9	0469	VAL0	12	0531	12E06	6	0593	O5K05	10	0655	24D06	12	0717	23D06	15
0036	BSCLR0	9	0098	DB40	5	0160	EPB010	7	0222			0284	MCCO	9	0346	PSHWO	14	0408	SCLKIA	9	0470	VAL1	12	0532	12E08	6	0594	15E06	10	0656	24D08	12	0718	16E08	15
0037	BYPO	16	0099	DB50	5	0161	EPB020	7	0223	LMA170	3	0285	ME0	10	0347	POO0	4	0409	SCLKOA	10	0471	WA000	3	0533	12E11	6	0595	22M08	10	0657	24D10	12	0719	O5C06	14
0038	BYPI	16	0100	DB60	5	0162	EPB030	7	0224	LMA180	3	0286	ME1	15	0348	POIO	4	0410	SCLRIB	13	0472	WA001	3	0534	13E03	6	0596	16H06	10	0658	24D12	12	0720	15E11	14
0039	CAENO	16	0101	DB70	5	0163	EPB040	7	0225	LMA190	3	0287	MEAOO0	9	0349	PO20	4	0411	SCLRO	13	0473	WA010	3	0535	13E06	6	0597	19M04	10	0659	23D02	12	0721	19E13	14
0040	CAENI	16	0102	DC00	5	0164	EPB050	7	0226	LMA200	3	0288	MEAO10	9	0350	PO30	4	0412	SCLROB	13	0474	WA011	3	0536	13E08	6	0598	16H08	10	0660	23D04	12	0722	15J08	14
0041	CARI	13	0103	DC10	5	0165	EPB060	7	0227	LMA210	3	0289	MEAO20	9	0351	PO40	5	0413	SCLROC	13	0475	WCO	3	0537	13E11	6	0599		10	0661	O5A67	13	0723	15D06	14
0042	CAWEO	11	0104	DC20	5																														

CROSS REFERENCE NET#, MNEMONIC, SHEET #																																	
NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.	NETS	MNEMONIC	SH.				
0745	16E03	16	0807	GND16J	3	0869	09B04	15	0931			0993			1055			1117			1179			1241			1303			1365			1427
0746	14B11	16	0808	GND20D	3	0870	06C03	15	0932			0994			1056			1118			1180			1242			1304			1366			1428
0747	14B08	16	0809	GND08A	7	0871	07D03	7	0933			0995			1057			1119			1181			1243			1305			1367			1429
0748	19B08	16	0810	13C06	2	0872	07D06	7	0934			0996			1058			1120			1182			1244			1306			1368			1430
0749	18A10	16	0811	GND10C	7	0873	07D08	7	0935			0997			1059			1121			1183			1245			1307			1369			1431
0750	12C08	16	0812	06R08	7	0874	07D11	7	0936			0998			1060			1122			1184			1246			1308			1370			1432
0751	12C06	16	0813	04J11	7	0875			0937			0999			1061			1123			1185			1247			1309			1371			1433
0752	21F06	16	0814	TBO21A	15	0876	MERRI	3	0938			1000			1062			1124			1186			1248			1310			1372			1434
0753	23M11	16	0815	42X13	13	0877	OIMOI	13	0939			1001			1063			1125			1187			1249			1311			1373			1435
0754	18K71	16	0816	52X19	13	0878	06C0B	13	0940			1002			1064			1126			1188			1250			1312			1374			1436
0755	16B08	16	0817			0879	EWE0	15	0941			1003			1065			1127			1189			1251			1313			1375			1437
0756	19M01	16	0818	MATRSR0	3	0880	18A13	15	0942			1004			1066			1128			1190			1252			1314			1376			1438
0757	18D08	16	0819	MATRSR0	3	0881	PSU06C	9	0943			1005			1067			1129			1191			1253			1315			1377			1439
0758	PSU07A		0820	DMARS0	3	0882	13A0ND	16	0944			1006			1068			1130			1192			1254			1316			1378			1440
0759			0821	RDSR0	9	0883	13B0ND	16	0945			1007			1069			1131			1193			1255			1317			1379			1441
0760	PSU07B		0822	CLK0E	9	0884	17B0ND	16	0946			1008			1070			1132			1194			1256			1318			1380			1442
0761	PSU05A		0823	07C11	12	0885	18B0ND	16	0947			1009			1071			1133			1195			1257			1319			1381			1443
0762			0824	UCECLRO	14	0886	DUA0A	15	0948			1010			1072			1134			1196			1258			1320			1382			1444
0763	GND20R		0825	NCAR1	13	0887	BPM51	15	0949			1011			1073			1135			1197			1259			1321			1383			1445
0764	GND19R		0826	07C0G	13	0888	EA1	9	0950			1012			1074			1136			1198			1260			1322			1384			1446
0765	GND23F		0827	08C01	13	0889	GND05A	16	0951			1013			1075			1137			1199			1261			1323			1385			1447
0766	GND07K		0828	08A08	13	0890	05A09	16	0952			1014			1076			1138			1200			1262			1324			1386			1448
0767	GND08K		0829			0891			0953			1015			1077			1139			1201			1263			1325			1387			1449
0768	GND09K		0830	19F06	13	0892			0954			1016			1078			1140			1202			1264			1326			1388			1450
0769	GND10K		0831		14	0893			0955			1017			1079			1141			1203			1265			1327			1389			1451
0770	GND11K		0832	CCAE1	13	0894			0956			1018			1080			1142			1204			1266			1328			1390			1452
0771	GND12K		0833	TAD61A	14	0895			0957			1019			1081			1143			1205			1267			1329			1391			1453
0772	GND13K		0834	07M11	10	0896			0958			1020			1082			1144			1206			1268			1330			1392			1454
0773	GND06D		0835			0897			0959			1021			1083			1145			1207			1269			1331			1393			1455
0774	GND21R		0836	GND09C	3	0898			0960			1022			1084			1146			1208			1270			1332			1394			1456
0775	GND07M		0837	ERLAI	3	0899			0961			1023			1085			1147			1209			1271			1333			1395			1457
0776	GND15F		0838	BA090	3	0900			0962			1024			1086			1148			1210			1272			1334			1396			1458
0777	GND16F		0839	BA091	3	0901			0963			1025			1087			1149			1211			1273			1335			1397			1459
0778	GND05K		0840	GND14D	3	0902			0964			1026			1088			1150			1212			1274			1336			1398			1460
0779	GND21K		0841	09C07	3	0903			0965			1027			1089			1151			1213			1275			1337			1399			1461
0780	GND22K		0842	MXO11	3	0904			0966			1028			1090			1152			1214			1276			1338			1400			1462
0781	GND24K		0843	15H08	10	0905			0967			1029			1091			1153			1215			1277			1339			1401			1463
0782	GND06J		0844	13H06	10	0906			0968			1030			1092			1154			1216			1278			1340			1402			1464
0783	GND17J		0845	RELA1	10	0907			0969			1031			1093			1155			1217			1279			1341			1403			1465
0784	GND18J		0846	02K06	10	0908			0970			1032			1094			1156			1218			1280			1342			1404			1466
0785	GND01H		0847	06M01	10	0909			0971			1033			1095			1157			1219			1281			1343			1405			1467
0786	GND12H		0848	06M13	10	0910			0972			1034			1096			1158			1220			1282			1344			1406			1468
0787	GND18D		0849	06M04	10	0911			0973			1035			1097			1159			1221			1283			1345			1407			1469
0788	GND17D		0850	06M10	10	0912			0974			1036			1098			1160			1222			1284			1346			1408			1470
0789	GND16B		0851	GND05M	10	0913			0975			1037			1099			1161			1223			1285			1347			1409			1471
0790	GND12A		0852	05M09	10	0914			0976			1038			1100			1162			1224			1286			1348			1410			1472
0791	GND16D		0853	02K12	10	0915			0977			1039			1101			1163			1225			1287			1349			1411			1473
0792	GND13D		0854	02K08	10	0916			0978			1040			1102			1164			1226			1288			1350			1412			1474
0793	GND22A		0855	GND02M	10	0917			0979			1041			1103			1165			1227			1289			1351			1413			1475
0794	GND22B		0856	02M05	10	0918			0980			1042			1104			1166			1228			1290			1352			1414			1476
0795	GND22C		0857	22M06	10	0919			0981			1043			1105			1167			1229			1291			1353			1415			1477
0796	GND22E		0858			0920			0982			1044			1106			1168			1230			1292			1354			1416			1478
0797	GND25K		0859	10A11	13	0921			0983			1045			1107			1169			1231			1293			1355			1417			1479
0798	GND25R		0860	10A08	13	0922			0984			1046			1108			1170			1232			1294			1356			1418			1480
0799	GND17E		0861	CSTRIN10	13	0923			0985			1047			1109			1171			1233			1295			1357			1419			1481
0800	GND21D		0862	CSTRIN00	13	0924			0986			1048			1110			1172															



REF. DESG.	PART NUMBER	SPARE OUTPUT
A06	19-154	02,04,12
A05	19-057	08
A02	19-154	06
SPARE I.C.'S		

TERM. NO.	CABLE CONNECTOR MAP		BACK PANEL MAP		TERM. NO.	CONN.
	ROW 2	ROW 1	ROW 1	ROW 2		
16			P5		41	
15			GND	GND	40	
14					39	
13					38	
12					37	
11					36	
10					35	
09			RD221	RD231	34	
08			RD201	RD211	33	
07				RD191	32	
06			RD170	RD181	31	
05				RD271	30	
04			RD251	RD261	29	
03			RD240	RD121	28	
02			RD141	RD131	27	
01			RD150	RD161	26	
00			RD001	RD011	25	
			RD021	RD031	24	
			RD041	RD051	23	
			RD301	RD311	22	
			GND	GND	21	
			RD090	RD100	20	
			RD110		19	
			RD281	RD291	18	
					17	
					16	
					15	
					14	
					13	
			IR070	IR060	12	
			IR050	IR040	11	
			IR030	IR020	10	
			IR010	IR000	09	
			YD001	YD091	08	
			YD101	YD111	07	
			FLR281	FLR291	06	
			FLR301	FLR311	05	
					04	
					03	
					02	
			GND	GND	01	
			P5	GND	00	
			P5	GND	41	
			GND	GND	40	
					39	
					38	
					37	
			GND	GND	36	
					35	
24	P5	P5			34	
23	GND	GND			33	
22					32	
21	FLR290	FLR280			31	
20	FLR310	FLR300			30	
19	MXD011	MXD001	SFTEN0	DFTEN0	29	
18	MXD031	MXD021	ATN000	ATN010	28	
17	MXD051	MXD041	ATN020	ATN030	27	
16	MXD071	MXD061	GND	GND	26	
15	MXD091	MXD081	B001	B011	25	
14	MXD111	MXD101	B021	B031	24	
13	MXD131	MXD121	B041	B051	23	
12	MXD151	MXD141	B061	B071	22	
11	MXD171	MXD161	B081	B091	21	
10	MXD191	MXD181	B101	B111	20	
09	MXD211	MXD201	B121	B131	19	
08	MXD231	MXD221	B141	B151	18	
07	MXD251	MXD241	B161	B171	17	
06	MXD271	MXD261	B181	B191	16	
05	MXD291	MXD281	B201	B211	15	
04	MXD311	MXD301	B221	B231	14	
03	IR0	RD0	B241	B251	13	
02			B261	B271	12	
01	GND	GND	B281	B291	11	
00	P5	P5	B301	B311	10	
			GND	GND	09	
					08	
					07	
					06	
					05	
					04	
					03	
					02	
					01	
					00	

REVISIONS	
RELEASED FOR PRODUCTION	DATE
ENG. <i>[Signature]</i>	DATE 4-4-79

USED IN MANUAL :  
29-695

35-734MO1	ROO
BOARD	REV.

BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL.

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

SCALE	NAME	TITLE	DATE
	J. R. BIELSKIE	DRFT	11-1-79
	E. GREENSTEIN	SYS.TEST	5-13-80
	E. MARCH	ENGR	5-13-80
	R. BARKER	Q.C.	5-8-80
	D. FRANKENBERGER	MGR.	5-13-80


TITLE	DATE	SHEET OF
FUNCTIONAL SCHEMATIC TEST AID	03976	1-2

REVISION	DATE
00	00
01	02

NOTES:  
1. UNLESS OTHERWISE SPECIFIED:  
A. ALL RESISTORS ARE ±5%, 1/4 W  
B. ALL CAPACITORS ARE .1µF, 30V

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

DRAWING 44-231 24839




REVISIONS

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE
TOLERANCE: XXX ± .005 XX ± .02 X ± .03 UNLESS OTHERWISE SPECIFIED		DRAFT	
		CHK	
		ENGR	

TITLE		TASK NO.	SHEET OF
FUNCTIONAL SCHEMATIC TEST AID		03905	2 - 2
35-734MOI DOB			



MILLIMETERS	INCHES
25.4	1.0

REVISIONS			
PRE PRODUCTION APPROVAL	INIT DEV	DATE	
		7-25-80	
ADDED "SEE NOTE 2" TO ITEM 19, AREA E4, CHG'D NOTE 2			
4526	R	10-28-80	RQ1
AREA E3 DELETED ITEM 18, USED IN MANUAL WAS 47-010 TITLE WAS BASIC 3225 CABINET			
4526	R	3-5-81	R02
RELEASED FOR PRODUCTION			
MFG. ENG. <i>M. J. X</i>		DATE 10/14/81	

FRONT VIEW

DETAIL "A"  
SCALE - NONE

USED IN MANUAL  
47-004

METRIC




TOL. IN MILLIMETERS  
 X ±.8  
 .X ±.5  
 .XX ±.13  
 UNLESS OTHERWISE SPECIFIED

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

UNLESS OTHERWISE SPECIFIED			
SCALE 1:8		TOLERANCE IN INCHES:	
DIMENSIONS ARE IN MILLIMETERS		.XXX ±.005	.X ±.03
		.XX ±.02	ANGLES ±1°
NAME	TITLE	DATE	
R. CERRO	R. MARCUS	DES / DFT	6-2-80
		SUPV	10-16-81
		CHK	
		ENG	10-16-81
		MGR	10-16-81
		QC	10-16-81
TITLE ASSEMBLY			
BASIC 3230 CABINET			
512KB MOS			
TASK 03977			SHT
DWG 01-142 R02 .COG			1 - 1

- NOTES:
- ALIGN LOGO ON FIRST RIB OF DOOR & CENTER AS SHOWN.
  - BASIC I/O, MEMORY CONFIGURATION AND BOARD LOCATION (ITEM 19). MAY BE RECONFIGURED PER CUSTOMER ORDER.
  - ITEM 24 NOT SHOWN






VIEW A-A  
PINS OF SWITCH (ITEM 9)  
ARE SHOWN BEFORE  
CLINCHING, FOR REF ONLY.

SCALE-2:1  
DIMENSIONS ARE IN INCHES

REVISION	DATE	BY	CHKD	APP'D	DESCRIPTION
1	3-10-76	MM	QC		ASSEMBLY
2	3-10-76	MM	QC		8/32 TEST DISPLAY
3	3-10-76	MM	QC		8/32 TEST DISPLAY
4	3-10-76	MM	QC		8/32 TEST DISPLAY
5	3-10-76	MM	QC		8/32 TEST DISPLAY

REVISIONS	
1	INITIALS
2	DATE
3	DESCRIPTION
4	APPROVED TO ASSEMBLY
5	DATE
6	DESCRIPTION
7	DATE
8	DESCRIPTION
9	DATE
10	DESCRIPTION



TRUTH TABLE 19-187

INPUTS		OUTPUT		
STROBE	SELECT	A	B	Y
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

TRUTH TABLE 19-175

INPUTS		OUTPUTS			
WORD	CLOCK	a1	b1	c1	d1
L	↓	a2	b2	c2	d2
H	↓	a0	b0	c0	d0
X	H				

H = HIGH LEVEL (STEADY STATE)  
L = LOW LEVEL (STEADY STATE)  
X = IRRELEVANT (ANY INPUT INCL TRANSITIONS)

REVISION	5	4	3	2	1
SHEET	1	2	3	4	5

NOTES:  
1. WHEN CONFIGURED ON DIOS PRIVATE BUS, ALL BACK PANEL CONNECTIONS ARE TO CONN-1 SIDE OF CHASSIS.

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE
TOLERANCE	V. PERE	DRAFT	1-30-76
XXX ± .005	R. CERO	CHK	1-30-76
XX ± .02	G. JOYCE	ENGR	4-28-76
X ± .05	R.A. BARBER		4-28-76
UNLESS OTHERWISE SPECIFIED	S. MESSINA	MGR.	4-28-76

TITLE	FUNCTIONAL SCHEMATIC COMM. HW. ASSIST. BD
DATE	03073
REV	02-42876SD08
SHEET OF	1-5

BACK PANEL MAP		TERM. NO.	CON.
ROW	2		
1		41	
2		40	
3		39	
4		38	
5		37	
6		36	
7		35	
8		34	
9		33	
10		32	
11		31	
12		30	
13		29	
14		28	
15		27	
16		26	
17		25	
18		24	
19		23	
20		22	
21		21	
22		20	
23		19	
24		18	
25		17	
26		16	
27		15	
28		14	
29		13	
30		12	
31		11	
32		10	
33		09	
34		08	
35		07	
36		06	
37		05	
38		04	
39		03	
40		02	
41		01	
42		00	
43			
44			
45			
46			
47			
48			
49			
50			
51			
52			
53			
54			
55			
56			
57			
58			
59			
60			
61			
62			
63			
64			
65			
66			
67			
68			
69			
70			
71			
72			
73			
74			
75			
76			
77			
78			
79			
80			
81			
82			
83			
84			
85			
86			
87			
88			
89			
90			
91			
92			
93			
94			
95			
96			
97			
98			
99			
100			

REV. NO.	DATE	REVISIONS
41		
40		
39		
38		
37		
36		
35		
34		
33		
32		
31		
30		
29		
28		
27		
26		
25		
24		
23		
22		
21		
20		
19		
18		
17		
16		
15		
14		
13		
12		
11		
10		
09		
08		
07		
06		
05		
04		
03		
02		
01		
00		

REVISIONS

PRE PRODUCTION APPROVAL

REVISOR: [Signature]

DATE: 2-22-76

REVISOR: [Signature]

DATE: 4-5-76

REVISOR: [Signature]

DATE: 4-20-76

REVISOR: [Signature]

DATE: 8/84

REVISOR: [Signature]

DATE: 9-13-79

REVISOR: [Signature]

DATE: 5-27-81

41	END	END
40	END	END
39	END	END
38	END	END
37	END	END
36	END	END
35	END	END
34	END	END
33	END	END
32	END	END
31	END	END
30	END	END
29	END	END
28	END	END
27	END	END
26	END	END
25	END	END
24	END	END
23	END	END
22	END	END
21	END	END
20	END	END
19	END	END
18	END	END
17	END	END
16	END	END
15	END	END
14	END	END
13	END	END
12	END	END
11	END	END
10	END	END
09	END	END
08	END	END
07	END	END
06	END	END
05	END	END
04	END	END
03	END	END
02	END	END
01	END	END
00	END	END

SEE NOTE 1


USED IN MANUALS

89-519, 29-724, 29-695, 29-520, 47-004, 47-009

BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL.




REVISIONS




<small>INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.</small>	SCALE-	NAME	TITLE	DATE	TITLE
	TOLERANCE	V. PERRI	DRAFT	1-21-76	
	XXX ± .005		CHK		
	MM ± .02		ENGR		
					TASK 03073
					02-428 DOB
					SHEET 2-5

DRAWING 44-231-245B



REVISIONS



4E5 LRCEN1



RESIDUAL CHECK CHARACTER REGISTER LOW



- RCD081 4D9
- RCD091 4D9
- RCD101 4D9
- RCD111 4D9
- RCD121 4D9
- RCD131 4D9
- RCD141 4E9
- RCD151 4E9


- LRCRCI 5R7
- ACCCMD 2R9
- LRESIDI 2A9

THIS DRAWING IS THE PROPERTY OF PERKIN ELMER CORPORATION. IT IS TO BE USED FOR THE PURPOSES SPECIFIED BY CONTRACT ONLY. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DRAWING SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
1:1	V. PEREPI	DRAFT	1-21-76	
TOLERANCE		CHK		
XXX ± .005		ENGR		
X ± .02				
± .03				
ANGLES ± 1°				
UNLESS OTHERWISE SPECIFIED				
TASK NO. 03073		SHEET OF 3-5		
DWG. NO. 02-428		008		

DRAWING 44-231 24538

REVISIONS			
AREA M4: ADDED K, L, M STRAP OPTION AND NOTE 1			
2	03078	4-20-76	ROI
ADDED 3220 & 3240 PROCESSOR TO NOTE 1.			
KR	3938	M	9-4-79
			RO2



1. AS SHOWN IS STRAPPED FOR 7/320 PROCESSOR, 3220 PROCESSOR OR DIOS OPERATIONS (K TO L).  
FOR 8/32 PROCESSOR OR 3240 PROCESSOR OPERATIONS REMOVE STRAPS FROM K TO L AND  
ADD STRAP FROM K TO M.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX ± .005 XX ± .02 X ± .03 UNLESS OTHERWISE SPECIFIED		DRAFT		
		CHK		
		ENGR		

INFORMATION DISCLOSURE: THIS PROPERTY OF THE PERKIN ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TASK NO. 03078  
REV. NO. 02-428 FOR D08

SHEET 37  
4-5

**REVISIONS**

AREA B3: ADDED B11, B12, C20, C21, AREA E8: REVISED B6, C1. AREA D1-F5: REMOVED 16 RESISTING CAPS. ADDED 10 CAPS. A17-01 WAS SCLC0. A17-02 WAS ACCMO. A17-02 WAS CLRNT0.


AREA D4: ADDED ADDR1 CROSS REF. AREA FG: CONNECTED A15-04 TO A15-01. A15-04 WAS TO A15-13.

AREA F-5: ADDED SPARE GATE A21 PINS B4, A20 PIN 1 WAS TO A19 PIN 10.

EXTENSIVE CHANGES IN AREAS B3-4, ADDED FOI & FOI VARIATIONS. SEE MICRO FILM REV R03 FOR PREVIOUS CHANGES.

AREA FG ADDED A11, A20-02 WAS TO A19-03.


REV	DATE	BY	CHK	APP
01	03-73	4-5-76	R01	
02	03-73	4-20-76	R02	
03	03-73	M 3-19-79	R02	
04	03-73	M 9-13-79	R04	
05	03-73	M 5-27-81	R05	



**NOTES:**

1. WHEN USED ON A 7132C PROCESSOR OR 3220 PROCESSOR/DI05 'TP4' 2. WHEN USED ON A 7132C PROCESSOR OR 3220 PROCESSOR 'G' MUST BE STRAPPED TO GROUND. WHEN USED ON AN 8132 PROCESSOR OR 3240 PROCESSOR 'TP6' MUST BE STRAPPED TO GROUND.


3. WHEN USED ON A 7132C PROCESSOR OR 3220 PROCESSOR/DI05 'G' MUST BE STRAPPED TO 'H'.



**TIMING & CONTROL**

DRAWING 44-231 24358

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE ØFT ± .003 Ø ± .02 Ø ± .03 UNLESS OTHERWISE SPECIFIED		DRAFT		
		CHK		
		ENGR		
TASK NO. 03073	SHEET OF 5-5			



REVISIONS			
PRE PRODUCTION APPROVAL	DEV	INT DATE	DATE
			27 Nov 78
SIGNAL FROM 108-3 WAS NOT SPEC			
SW	3863	6 DEC 78	RO1
AREA AT 8: RUN CONNECTING S3-2 TO S4-2 WAS REMOVED. SIGNAL FROM 100-3 WAS CONNECTED TO S3-3. SIGNAL FROM 201-3 WAS NOT SPECIFIED. NEUMONIC PFDTO WAS INITO.			
CA/SW	3997	4-6-79	RO2
RELEASED FOR PRODUCTION			
M/S ENGR. <i>Chaban</i>		DATE <i>8/1/78</i>	

**PERKIN ELMER**  
 Computer System Division  
 Oceanport, N.J. 07757


INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION. IT IS TO BE KEPT CONFIDENTIAL AND NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

NOTES

SCALE—  TOLERANCE: .XXX ± .005 .XX ± .02 .X ± .03 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED	NAME <b>R. CARD</b>	DRAFT	7-24-78	TITLE <b>SCHEMATIC</b>  <b>SYSTEM CONTROL</b>
	<b>R. BARKER</b>	Q.C.	8-28-79	
	<b>R. CEO</b>	CHK	8-28-79	
	<b>G. WELLY</b>	ENGR	8-28-79	
	<b>E. GREENSTEIN</b>	SYS. TEST	8-28-79	
	<b>P. ABITANTE</b>	MGR.	8-28-79	TASK NO. <b>03916</b>
				SHEET OF <b>1-1</b>
				DWG. NO. <b>09-108 R02B08</b>

MILLIMETER	INCH
1.57	.062
3.18	.125
13.46	.530
377.95	14.880
390.65	15.380


REVISIONS	
REV.	DATE
1	7-28-76
2	8-18-76
3	10-15-76
4	11-10-76



FUNCTIONAL VARIATION TABLE		
PART#	DESCRIPTION	
35-767F01 35-767F02	WITHOUT WCS FUNCT.	AS SHOWN LESS IC'S AND DISCRETE COMPONENTS IDENTIFIED WITH AN ASTERISK (*)
35-767F03 35-767F04	WITH WCS FUNCTION	AS SHOWN WITH IC'S AND DISCRETE COMPONENTS IDENTIFIED WITH AN ASTERISK (*)

- NOTES:
- FOR MOUNTING OF STANDARD HARDWARE SEE 16-642 D1E.
  - BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING.
  - ALL DIMENSIONS ARE IN MILLIMETERS.

USED IN MANUAL 47-004



PARTIAL VIEW A-A  
TYPICAL 3 PLACES

METRIC

COMPONENT REF. DESIGNATION	

PERKIN ELMER  
Computer Systems Division  
Lakeport, N.J. 07757


INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORP., COMPUTER SYSTEMS DIV., AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORP. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

ADD APPROPRIATE REV. LEVEL IDENTICAL TO REV. LEVEL OF PARTS LIST TO WHICH BOARD WAS BUILT.

ITEM 85  
ITEM 8  
TYP. 2 PLCS

PIN 1 (FOR PLACEMENT) ONLY  
ITEM 88  
TYP. 3 PLCS  
PIN 16 (FOR PLACEMENT) ONLY

77  
TYP. 10 PLACES




SEE TABLE

ITEM 77 TYPICAL  
10 PLCS  
ALL UNSPECIFIED

MILLIMETER	INCH
1.57	.062
3.18	.125
13.46	.530
377.95	14.880
390.65	15.380

REVISIONS	
REV.	DATE
1	10/27/64
2	11/10/64


RELEASED FOR PRODUCTION  
 MFG ENG: MGG DATE: 1-2-65  
 DES: A7-LOC-TIMOB-HMS  
 WWS: LTT-40.  
 RS: J1480 (R1M1B1A1)



TYP 119 PLCS  
ITEM 46

- NOTES:
- FOR MOUNTING OF STANDARD HARDWARE SEE 16-69E 16E.
  - BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING.
  - ALL DIMENSIONS ARE IN MILLIMETERS.

USED IN MANUAL 47-004




PARTIAL VIEW A-A  
TYPICAL 3 PLACES

ITEM 50 (TYP 2 PLCS)  
ITEM 3 (TYP 4 PLCS)

ADD APPROPRIATE REV LEVEL IDENTICAL TO REV LEVEL OF PARTS LIST TO WHICH BOARD WBS ASST.

PIN CONFIGURATION: I/O LOCATION FOR ROWS 02, 05, 11, 14




METRIC

COMPONENT	REF	DESIGNATION
<i>(Table content is crossed out with a large X)</i>		

PERKIN ELMER  
Computer Systems Division  
Orlando, FL 32757

DATE	REV	BY	CHKD	TITLE
1-2-65	1	MGG	MGG	CPU-E ASSEMBLY
DESIGNED	CHKD	APP'D	DATE	
A. BABELL	ME			
CHKD	WSP			35-10001003 1-1





REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV	DATE 11/11/71
I.C. PACKS WERE ADDED TO I.C.'S OF 7F, 7J, 8F, 8J.		
E.C.J. 11/11/71 4494 M 10-23-80 R01		
RELEASED FOR PRODUCTION		
MFG. ENG. 11/11/71		DATE 11/11/71
I.C. PACKS WERE SHOWN AS 1416 PINICS IN ERROR		
A.L. 11/11/71 4613 D 2-27-81 R02		
ADDED ITEM 54 TO LOC 16A43, ADDED STRAP FROM LOC 16A09 TO 16A81A10(6)GND		
JULY 11/71 4407 MS 12-28-81 R03 X		

NOTE 4

NOTES


- ITEM 3 (PHN SCREW) TO BE MOUNTED TO CENTER STANDOFF OF FRONT & MIDDLE STIFFENERS ON SOLDER SIDE ONLY.
- I.C. PACK LOCATIONS ARE GIVEN ON THE WIRE RUN LIST AS ROW A-CFK OR R ONLY. TRANSLATE TO ACTUAL POSITIONS ON THIS ASSY BY USING THE FOLLOWING EXAMPLE:

ROW LETTER	SYMBOLIC ASSY LOCATION
00C13	00C04
COLUMN LETTER	SYMBOLIC ASSY LOCATION
00E13	00E04


ALSO - 05F35 = 05J13

3. DIMENSIONS ARE IN MILLIMETERS.  
4. 1 DENOTES PIN 1 IN COLUMNS D-E.

50, ALL UNSPECIFIED TYP. 130 PLCS.



MILLIMETER	INCHES
1.508	0.060
3.18	0.125
13.3	0.530
390.922	15.405
422.275	16.630




INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORP., COMPUTER SYSTEMS DIV., AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORP. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

PERKIN ELMER			
Computer Systems Division Oceanside, N.J. 07757			
Author	Drawn	Checked	DATE
A. WILLIAMS	R. C. RO	R. C. RO	11/11/71
TITLE ASSEMBLY			
298 POSITION MULTIWIRE CPU-C			
Checked	Drawn	Checked	DATE
D. FRANKENBERGER	R. A. BARNER	R. A. BARNER	11/11/71
MFG. NO. 4494 M 10-23-80 R01			
REV. 11/11/71 4407 MS 12-28-81 R03 X			

REF 390.922

422.275 REF





REVISIONS	
PRE PRODUCTION APPROVAL	INIT DATE
DEV PROD	7-2-70
HIDDEN: 1. 70 IN POSITIONS 05, 05T, 05S, 08T, 08M, 08N, 08P, 08Q, 08R, 08S, 08T, 08U, 08V, 08W, 08X, 08Y, 08Z, 09, 09T, 09U, 09V, 09W, 09X, 09Y, 09Z, 10, 10T, 10U, 10V, 10W, 10X, 10Y, 10Z, 11, 11T, 11U, 11V, 11W, 11X, 11Y, 11Z, 12, 12T, 12U, 12V, 12W, 12X, 12Y, 12Z, 13, 13T, 13U, 13V, 13W, 13X, 13Y, 13Z, 14, 14T, 14U, 14V, 14W, 14X, 14Y, 14Z, 15, 15T, 15U, 15V, 15W, 15X, 15Y, 15Z, 16, 16T, 16U, 16V, 16W, 16X, 16Y, 16Z, 17, 17T, 17U, 17V, 17W, 17X, 17Y, 17Z, 18, 18T, 18U, 18V, 18W, 18X, 18Y, 18Z, 19, 19T, 19U, 19V, 19W, 19X, 19Y, 19Z, 20, 20T, 20U, 20V, 20W, 20X, 20Y, 20Z, 21, 21T, 21U, 21V, 21W, 21X, 21Y, 21Z, 22, 22T, 22U, 22V, 22W, 22X, 22Y, 22Z, 23, 23T, 23U, 23V, 23W, 23X, 23Y, 23Z, 24, 24T, 24U, 24V, 24W, 24X, 24Y, 24Z, 25, 25T, 25U, 25V, 25W, 25X, 25Y, 25Z, 26, 26T, 26U, 26V, 26W, 26X, 26Y, 26Z.	
RELEASED FOR PRODUCTION	
ENG.	DATE


NOTES

- ITEM 3 (PHN SCREW) TO BE MOUNTED TO CENTER STIFFENER OF FRONT & MIDDLE STIFFENERS ON SOLDER SIDE ONLY.
- PIN PACK LOCATIONS ARE GIVEN ON THE WIRE BOM LIST AS ROW A-F OR R ONLY. TRANSLATE TO ACTUAL POSITIONS ON THIS ASSY BY USING THE FOLLOWING EXAMPLE:


ROW LIST      Schematic  
 PIN            ASST. LOCATION  
 COLUMN      =  
 ROW          =  
 ALSO         =

3. DIMENSIONS ARE IN MILLIMETERS.  
4. 1 DENOTES PIN 1 IN COLUMNS D & H.

5. ALL UNSPECIFIED



MILLIMETER	INCHES
1.588	0.062
3.18	0.125
13.5	0.530
390.922	15.405
422.275	16.630



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORP. COMPUTER SYSTEMS DIV. AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORP. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

PERKIN-ELMER  
MULTI-SYSTEMS DIV.  
DOCUMENT # 299-0752


DATE	BY	DESCRIPTION
7-2-70	CP-D	298 POSITION MULTIWIRE
7-2-70	CP-D	299 POSITION MULTIWIRE
7-2-70	CP-D	300 POSITION MULTIWIRE
7-2-70	CP-D	301 POSITION MULTIWIRE
7-2-70	CP-D	302 POSITION MULTIWIRE
7-2-70	CP-D	303 POSITION MULTIWIRE
7-2-70	CP-D	304 POSITION MULTIWIRE
7-2-70	CP-D	305 POSITION MULTIWIRE
7-2-70	CP-D	306 POSITION MULTIWIRE
7-2-70	CP-D	307 POSITION MULTIWIRE
7-2-70	CP-D	308 POSITION MULTIWIRE
7-2-70	CP-D	309 POSITION MULTIWIRE
7-2-70	CP-D	310 POSITION MULTIWIRE
7-2-70	CP-D	311 POSITION MULTIWIRE
7-2-70	CP-D	312 POSITION MULTIWIRE
7-2-70	CP-D	313 POSITION MULTIWIRE
7-2-70	CP-D	314 POSITION MULTIWIRE
7-2-70	CP-D	315 POSITION MULTIWIRE
7-2-70	CP-D	316 POSITION MULTIWIRE
7-2-70	CP-D	317 POSITION MULTIWIRE
7-2-70	CP-D	318 POSITION MULTIWIRE
7-2-70	CP-D	319 POSITION MULTIWIRE
7-2-70	CP-D	320 POSITION MULTIWIRE

REF 390.922

422.275 REF


70, 4 PLACES

USED IN MANUAL 47-504



REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV PROD	DATE
RELEASED FOR PRODUCTION		
MFG. ENG.	DATE	

- NOTES
- TEV 9 (24 SCREWS) TO BE MOUNTED TO CENTER STANDOFF OR STIFFENERS ON BOARD SIDE (3 PLACES)
  - IN ALL DIMENSIONS UNLESS OTHERWISE SPECIFIED TOLERANCE IS  $\pm 0.25$  MM. UNLESS OTHERWISE SPECIFIED TOLERANCE IS  $\pm 0.125$  MM.



MILLIMETERS	USUNITS
1.588	.060
3.18	.125
13.494	.530
59.922	2.350
422.275	16.625

COMPONENT	REF DESIGNATION
RESISTOR	R1 - R168, R170 - R173, R176, R177, R178, R180, R183 - R198
TRANSISTOR	Q1, Q2
DIODE	D1 - D4
CAPACITOR	C1 - C6, C15 - C21, C23, C24, C28
SWITCH	A64
INTEGRATED CIRCUIT	A1 - A24, A26, A36, A38 - A55, A57 - A62, AA000 - AD558, A65 - A81
RESISTOR MODULE	RM2 THRU RM16

UNLESS OTHERWISE SPECIFIED  
SCALE: 2/1 TOLERANCE:  
DIMENSIONS ARE IN MILLIMETERS XX  $\pm$  0.13 X  $\pm$  0.8 X  $\pm$  0.5 ANGLES  $\pm 1^\circ$

NAME	TITLE	DATE
G. SHIWA	G. SHIWA DES/DFT	1-2-80
W. LIMPERT/R. CERO	SUPV	10-16-81
W. LIMPERT	CHK	10-16-81
P. DERVA	ENG	10-16-81
D. FRANKENBERGER	MGR	10-16-81
Z. BARKER	QC	10-16-81

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N. J. 07757

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE: **ASSEMBLY PRINTED CIRCUIT BOARD**  
2.0M B STORAGE MODULE

TASK 03979	SHT 1-1
DWG 35-764	ROY EOB

39 (312 PLACES FOR F04, 36 PLACES FOR F03)

64 ALL UNSPECIFIED

SEE DETAIL A


67.8, 13

VIEW B

USED IN MANUAL 47-004  
F04 (2) AS SHOWN  
F03 (1) AS SHOWN  
F02 (1) AS SHOWN  
F01 (1) AS SHOWN

422.275 REF

590.922 REF



DATE: 1978-11-01 DRAWN: [Name] CHECKED: [Name]	
<b>BOARD DESIGNATION</b> MINIMAL CIRCUIT BOARD 1117E	
DE: [Name] CONSTRUCTION: [Name]	
<b>REVISIONS</b>	
NO.	DATE
1	10-18-81
2	10-18-81
3	10-18-81
4	10-18-81
5	10-18-81
6	10-18-81
7	10-18-81
8	10-18-81
9	10-18-81
10	10-18-81
11	10-18-81
12	10-18-81
13	10-18-81
14	10-18-81
15	10-18-81
16	10-18-81
17	10-18-81
18	10-18-81
19	10-18-81
20	10-18-81
21	10-18-81
22	10-18-81
23	10-18-81
24	10-18-81
25	10-18-81
26	10-18-81
27	10-18-81
28	10-18-81
29	10-18-81
30	10-18-81
31	10-18-81
32	10-18-81
33	10-18-81
34	10-18-81
35	10-18-81
36	10-18-81
37	10-18-81
38	10-18-81
39	10-18-81
40	10-18-81
41	10-18-81
42	10-18-81
43	10-18-81
44	10-18-81
45	10-18-81
46	10-18-81
47	10-18-81
48	10-18-81
49	10-18-81
50	10-18-81
51	10-18-81
52	10-18-81
53	10-18-81
54	10-18-81
55	10-18-81
56	10-18-81
57	10-18-81
58	10-18-81
59	10-18-81
60	10-18-81
61	10-18-81
62	10-18-81
63	10-18-81
64	10-18-81
65	10-18-81
66	10-18-81
67	10-18-81
68	10-18-81
69	10-18-81
70	10-18-81
71	10-18-81
72	10-18-81
73	10-18-81
74	10-18-81
75	10-18-81
76	10-18-81
77	10-18-81
78	10-18-81
79	10-18-81
80	10-18-81
81	10-18-81
82	10-18-81
83	10-18-81
84	10-18-81
85	10-18-81
86	10-18-81
87	10-18-81
88	10-18-81
89	10-18-81
90	10-18-81
91	10-18-81
92	10-18-81
93	10-18-81
94	10-18-81
95	10-18-81
96	10-18-81
97	10-18-81
98	10-18-81
99	10-18-81
100	10-18-81




REVISIONS

NO.	DESCRIPTION	DATE	BY	CHKD
1	ISSUED FOR PRODUCTION	11-18-80	RCERO	RCERO
2	REMOVED 2ND FROM FUNCTIONAL VARIATION TABLE	11-18-80	RCERO	RCERO
3	ADDED 3RD FROM FUNCTIONAL VARIATION TABLE	11-18-80	RCERO	RCERO

NOTES:  
1. ITEM 3 (PHN SCREW) TO BE MOUNTED INTO CENTER STANDOFFS OF FRONT (MIDDLE STIFFENERS ON SOLDER SIDE ONLY).  
2. LOCATIONS 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000.

3. I.C. PACK LOCATION ARE GIVEN IN THIS LIST AS ROW A, C, E, K, OR R ONLY. TO FIND ACTUAL LOCATION ON ASSY DWG 35-771-001 SCHEMATIC, USE THE FOLLOWING EXAMPLES:  
RUN LIST LOCATION SCHEMATIC ASSY LOCATION  
03F13 = 03M04  
03K32 = 03M10  
ALSO  
03K32 = 03M10



MILLIMETERS	INCHES
1.588	.060
3.18	.125
13.499	.530
390.922	15.390
422.275	16.630


ITEM 91 (ALL UNSPECIFIED) TYR 134 PLS LESS CS  
IC 18M WAS ITEM 25 (99-001) RESISTOR 18K 1/4W 5% WAS LABEL 33, THIS RESISTOR WAS ITEM 65. MADE FOR 2.03 VERSION OBSOLETE  
IC 18M 4991 MS117-9 81 PDS  
IC LOCATIONS 12A, 12B, 12C, 12D WERE 10 249 PPA. THIS WAS NOTE 10 ADDED NEW NOTE 2  
ALL 18M RESISTORS

METRIC

USED IN MANUAL 77-01


NAME	TITLE	DATE
RCERO	DES	11-18-80
RCERO	SUPV	11-18-80
RCERO	CHK	11-18-80
RCERO	ENG	11-18-80
RCERO	MGR	11-18-80
RCERO	OC	11-18-80

REV	DESCRIPTION	DATE	BY	CHKD
1	ISSUED FOR PRODUCTION	11-18-80	RCERO	RCERO
2	REMOVED 2ND FROM FUNCTIONAL VARIATION TABLE	11-18-80	RCERO	RCERO
3	ADDED 3RD FROM FUNCTIONAL VARIATION TABLE	11-18-80	RCERO	RCERO




CUT PINS 2, 3 OF ITEM 83 FLUSH WITH BODY & APPLY EPOXY OVER THE CUT LEAD ENDS BEFORE INSTALLING IN POSITIONS 095 & 097 ONLY.  
ITEM 83 TYR 8 PLCS  
CUT PINS 2, 3 OF ITEM 83 FLUSH WITH BODY & APPLY EPOXY OVER THE LEAD BEFORE INSTALLING IN POSITIONS 095 & 097 ONLY.  
ITEM 83 TYR 8 PLCS

ITEM NO.	DESCRIPTION	QTY	UNIT	REF. DESIG.
35-800-201	LOCAL CRANK			
35-800-202	LOCAL CRANK			
35-800-203	LOCAL CRANK			
35-800-204	LOCAL CRANK			
35-800-205	LOCAL CRANK			
35-800-206	LOCAL CRANK			
35-800-207	LOCAL CRANK			
35-800-208	LOCAL CRANK			
35-800-209	LOCAL CRANK			
35-800-210	LOCAL CRANK			




REV. NO.	DATE	DESCRIPTION
1	11-19-81	ISSUED FOR PRODUCTION
2	12-11-81	ISSUED FOR PRODUCTION
3	1-11-82	ISSUED FOR PRODUCTION
4	3-11-82	ISSUED FOR PRODUCTION
5	5-11-82	ISSUED FOR PRODUCTION
6	7-11-82	ISSUED FOR PRODUCTION
7	9-11-82	ISSUED FOR PRODUCTION
8	11-11-82	ISSUED FOR PRODUCTION
9	1-11-83	ISSUED FOR PRODUCTION
10	3-11-83	ISSUED FOR PRODUCTION
11	5-11-83	ISSUED FOR PRODUCTION
12	7-11-83	ISSUED FOR PRODUCTION
13	9-11-83	ISSUED FOR PRODUCTION
14	11-11-83	ISSUED FOR PRODUCTION
15	1-11-84	ISSUED FOR PRODUCTION
16	3-11-84	ISSUED FOR PRODUCTION
17	5-11-84	ISSUED FOR PRODUCTION
18	7-11-84	ISSUED FOR PRODUCTION
19	9-11-84	ISSUED FOR PRODUCTION
20	11-11-84	ISSUED FOR PRODUCTION
21	1-11-85	ISSUED FOR PRODUCTION
22	3-11-85	ISSUED FOR PRODUCTION
23	5-11-85	ISSUED FOR PRODUCTION
24	7-11-85	ISSUED FOR PRODUCTION
25	9-11-85	ISSUED FOR PRODUCTION
26	11-11-85	ISSUED FOR PRODUCTION
27	1-11-86	ISSUED FOR PRODUCTION
28	3-11-86	ISSUED FOR PRODUCTION
29	5-11-86	ISSUED FOR PRODUCTION
30	7-11-86	ISSUED FOR PRODUCTION
31	9-11-86	ISSUED FOR PRODUCTION
32	11-11-86	ISSUED FOR PRODUCTION
33	1-11-87	ISSUED FOR PRODUCTION
34	3-11-87	ISSUED FOR PRODUCTION
35	5-11-87	ISSUED FOR PRODUCTION
36	7-11-87	ISSUED FOR PRODUCTION
37	9-11-87	ISSUED FOR PRODUCTION
38	11-11-87	ISSUED FOR PRODUCTION
39	1-11-88	ISSUED FOR PRODUCTION
40	3-11-88	ISSUED FOR PRODUCTION
41	5-11-88	ISSUED FOR PRODUCTION
42	7-11-88	ISSUED FOR PRODUCTION
43	9-11-88	ISSUED FOR PRODUCTION
44	11-11-88	ISSUED FOR PRODUCTION
45	1-11-89	ISSUED FOR PRODUCTION
46	3-11-89	ISSUED FOR PRODUCTION
47	5-11-89	ISSUED FOR PRODUCTION
48	7-11-89	ISSUED FOR PRODUCTION
49	9-11-89	ISSUED FOR PRODUCTION
50	11-11-89	ISSUED FOR PRODUCTION
51	1-11-90	ISSUED FOR PRODUCTION
52	3-11-90	ISSUED FOR PRODUCTION
53	5-11-90	ISSUED FOR PRODUCTION
54	7-11-90	ISSUED FOR PRODUCTION
55	9-11-90	ISSUED FOR PRODUCTION
56	11-11-90	ISSUED FOR PRODUCTION
57	1-11-91	ISSUED FOR PRODUCTION
58	3-11-91	ISSUED FOR PRODUCTION
59	5-11-91	ISSUED FOR PRODUCTION
60	7-11-91	ISSUED FOR PRODUCTION
61	9-11-91	ISSUED FOR PRODUCTION
62	11-11-91	ISSUED FOR PRODUCTION
63	1-11-92	ISSUED FOR PRODUCTION
64	3-11-92	ISSUED FOR PRODUCTION
65	5-11-92	ISSUED FOR PRODUCTION
66	7-11-92	ISSUED FOR PRODUCTION
67	9-11-92	ISSUED FOR PRODUCTION
68	11-11-92	ISSUED FOR PRODUCTION
69	1-11-93	ISSUED FOR PRODUCTION
70	3-11-93	ISSUED FOR PRODUCTION
71	5-11-93	ISSUED FOR PRODUCTION
72	7-11-93	ISSUED FOR PRODUCTION
73	9-11-93	ISSUED FOR PRODUCTION
74	11-11-93	ISSUED FOR PRODUCTION
75	1-11-94	ISSUED FOR PRODUCTION
76	3-11-94	ISSUED FOR PRODUCTION
77	5-11-94	ISSUED FOR PRODUCTION
78	7-11-94	ISSUED FOR PRODUCTION
79	9-11-94	ISSUED FOR PRODUCTION
80	11-11-94	ISSUED FOR PRODUCTION
81	1-11-95	ISSUED FOR PRODUCTION
82	3-11-95	ISSUED FOR PRODUCTION
83	5-11-95	ISSUED FOR PRODUCTION
84	7-11-95	ISSUED FOR PRODUCTION
85	9-11-95	ISSUED FOR PRODUCTION
86	11-11-95	ISSUED FOR PRODUCTION
87	1-11-96	ISSUED FOR PRODUCTION
88	3-11-96	ISSUED FOR PRODUCTION
89	5-11-96	ISSUED FOR PRODUCTION
90	7-11-96	ISSUED FOR PRODUCTION
91	9-11-96	ISSUED FOR PRODUCTION
92	11-11-96	ISSUED FOR PRODUCTION
93	1-11-97	ISSUED FOR PRODUCTION
94	3-11-97	ISSUED FOR PRODUCTION
95	5-11-97	ISSUED FOR PRODUCTION
96	7-11-97	ISSUED FOR PRODUCTION
97	9-11-97	ISSUED FOR PRODUCTION
98	11-11-97	ISSUED FOR PRODUCTION
99	1-11-98	ISSUED FOR PRODUCTION
100	3-11-98	ISSUED FOR PRODUCTION
101	5-11-98	ISSUED FOR PRODUCTION
102	7-11-98	ISSUED FOR PRODUCTION
103	9-11-98	ISSUED FOR PRODUCTION
104	11-11-98	ISSUED FOR PRODUCTION
105	1-11-99	ISSUED FOR PRODUCTION
106	3-11-99	ISSUED FOR PRODUCTION
107	5-11-99	ISSUED FOR PRODUCTION
108	7-11-99	ISSUED FOR PRODUCTION
109	9-11-99	ISSUED FOR PRODUCTION
110	11-11-99	ISSUED FOR PRODUCTION
111	1-12-00	ISSUED FOR PRODUCTION
112	3-12-00	ISSUED FOR PRODUCTION
113	5-12-00	ISSUED FOR PRODUCTION
114	7-12-00	ISSUED FOR PRODUCTION
115	9-12-00	ISSUED FOR PRODUCTION
116	11-12-00	ISSUED FOR PRODUCTION
117	1-12-01	ISSUED FOR PRODUCTION
118	3-12-01	ISSUED FOR PRODUCTION
119	5-12-01	ISSUED FOR PRODUCTION
120	7-12-01	ISSUED FOR PRODUCTION
121	9-12-01	ISSUED FOR PRODUCTION
122	11-12-01	ISSUED FOR PRODUCTION
123	1-12-02	ISSUED FOR PRODUCTION
124	3-12-02	ISSUED FOR PRODUCTION
125	5-12-02	ISSUED FOR PRODUCTION
126	7-12-02	ISSUED FOR PRODUCTION
127	9-12-02	ISSUED FOR PRODUCTION
128	11-12-02	ISSUED FOR PRODUCTION
129	1-12-03	ISSUED FOR PRODUCTION
130	3-12-03	ISSUED FOR PRODUCTION
131	5-12-03	ISSUED FOR PRODUCTION
132	7-12-03	ISSUED FOR PRODUCTION
133	9-12-03	ISSUED FOR PRODUCTION
134	11-12-03	ISSUED FOR PRODUCTION
135	1-12-04	ISSUED FOR PRODUCTION
136	3-12-04	ISSUED FOR PRODUCTION
137	5-12-04	ISSUED FOR PRODUCTION
138	7-12-04	ISSUED FOR PRODUCTION
139	9-12-04	ISSUED FOR PRODUCTION
140	11-12-04	ISSUED FOR PRODUCTION
141	1-12-05	ISSUED FOR PRODUCTION
142	3-12-05	ISSUED FOR PRODUCTION
143	5-12-05	ISSUED FOR PRODUCTION
144	7-12-05	ISSUED FOR PRODUCTION
145	9-12-05	ISSUED FOR PRODUCTION
146	11-12-05	ISSUED FOR PRODUCTION
147	1-12-06	ISSUED FOR PRODUCTION
148	3-12-06	ISSUED FOR PRODUCTION
149	5-12-06	ISSUED FOR PRODUCTION
150	7-12-06	ISSUED FOR PRODUCTION
151	9-12-06	ISSUED FOR PRODUCTION
152	11-12-06	ISSUED FOR PRODUCTION
153	1-12-07	ISSUED FOR PRODUCTION
154	3-12-07	ISSUED FOR PRODUCTION
155	5-12-07	ISSUED FOR PRODUCTION
156	7-12-07	ISSUED FOR PRODUCTION
157	9-12-07	ISSUED FOR PRODUCTION
158	11-12-07	ISSUED FOR PRODUCTION
159	1-12-08	ISSUED FOR PRODUCTION
160	3-12-08	ISSUED FOR PRODUCTION
161	5-12-08	ISSUED FOR PRODUCTION
162	7-12-08	ISSUED FOR PRODUCTION
163	9-12-08	ISSUED FOR PRODUCTION
164	11-12-08	ISSUED FOR PRODUCTION
165	1-12-09	ISSUED FOR PRODUCTION
166	3-12-09	ISSUED FOR PRODUCTION
167	5-12-09	ISSUED FOR PRODUCTION
168	7-12-09	ISSUED FOR PRODUCTION
169	9-12-09	ISSUED FOR PRODUCTION
170	11-12-09	ISSUED FOR PRODUCTION
171	1-12-10	ISSUED FOR PRODUCTION
172	3-12-10	ISSUED FOR PRODUCTION
173	5-12-10	ISSUED FOR PRODUCTION
174	7-12-10	ISSUED FOR PRODUCTION
175	9-12-10	ISSUED FOR PRODUCTION
176	11-12-10	ISSUED FOR PRODUCTION
177	1-12-11	ISSUED FOR PRODUCTION
178	3-12-11	ISSUED FOR PRODUCTION
179	5-12-11	ISSUED FOR PRODUCTION
180	7-12-11	ISSUED FOR PRODUCTION
181	9-12-11	ISSUED FOR PRODUCTION
182	11-12-11	ISSUED FOR PRODUCTION
183	1-12-12	ISSUED FOR PRODUCTION
184	3-12-12	ISSUED FOR PRODUCTION
185	5-12-12	ISSUED FOR PRODUCTION
186	7-12-12	ISSUED FOR PRODUCTION
187	9-12-12	ISSUED FOR PRODUCTION
188	11-12-12	ISSUED FOR PRODUCTION
189	1-12-13	ISSUED FOR PRODUCTION
190	3-12-13	ISSUED FOR PRODUCTION
191	5-12-13	ISSUED FOR PRODUCTION
192	7-12-13	ISSUED FOR PRODUCTION
193	9-12-13	ISSUED FOR PRODUCTION
194	11-12-13	ISSUED FOR PRODUCTION
195	1-12-14	ISSUED FOR PRODUCTION
196	3-12-14	ISSUED FOR PRODUCTION
197	5-12-14	ISSUED FOR PRODUCTION
198	7-12-14	ISSUED FOR PRODUCTION
199	9-12-14	ISSUED FOR PRODUCTION
200	11-12-14	ISSUED FOR PRODUCTION

NOTES:  
 1. ITEM 4 (PHN SCREW) TO BE MOUNTED INTO CENTER STANDOFFS OF FRONT (MIDDLE STIFFENERS ON SOLDER SIDE ONLY).  
 2. I.C. PACK LOCATION ARE GIVEN IN THIS LIST AS ROW A, L, F, M, OR R ONLY TO FIND ACTUAL LOCATION ON ASSY. DWG 35-806 ED3 SCHEMATIC, USE THE FOLLOWING EXAMPLES;  
 RUN LIST SCHEMATIC ASSEMBLY LOCATION  
 00P13 = 00P13A PIN NUMBER  
 ALSO = 00P13 ROW NUMBER  
 03K32 = 03M10 COLUMN  
 3. I.C. (7-4 PLCS) 3A, 3B, 3C, 3D, 3E, 3F DASHED LINE REPRESENTS ALTERNATE USE OF PIN 11: 249 FCC.



MILLIMETERS	INCHES
1.588	.062
3.18	.125
13.499	.530
390.922	15.390
422.275	16.630




METRIC  
 USED IN MANUAL 47-022

NAME	TITLE	DATE
QSTINE	QSTINE	1-19-81
RCERO	RCERO	7-11-81
AMANDIGONE	AMANDIGONE	5-11-81
BRADON	BRADON	3-11-81
BRADON	BRADON	2-11-81

Computer Systems Division  
 Oceanport, N.J. 07757  
**ASSEMBLY**  
 LOCAL CRANK CONTROLLER  
 (2 MB)

CUT PIN 3 OF ITEM 83 FLUSH WITH BODY & APPLY EPOXY OVER THE CUT LEAD ENDS BEFORE INSTALLING IN POSITIONS 095 & 097 ONLY.  
 CUT PIN 7 OF ITEM 83 (C95 ONLY) FLUSH WITH BODY & APPLY EPOXY OVER THE CUT LEAD BEFORE INSTALLING IN POSITION 177 ONLY.  
 CUT PIN 5 OF ITEM 83 FLUSH WITH BODY & APPLY EPOXY OVER THE CUT LEAD ENDS BEFORE INSTALLING IN POSITIONS 095 & 097 ONLY.  
 CUT PIN 7 OF ITEM 83 (C95 ONLY) FLUSH WITH BODY & APPLY EPOXY OVER THE CUT LEAD BEFORE INSTALLING IN POSITION 177 ONLY.



REVISIONS  
**RELEASED FOR PRODUCTION**  
 MFG. ENG. *P. Oddo* DATE *6/24/80*

METRIC

USED ON MANUAL  
 29-695

UNLESS OTHERWISE SPECIFIED			
SCALE:	TOLERANCE:		
DIMENSIONS ARE IN INCHES	.XXX ±.005	.X ±.03	ANGLES ±1°
NAME	TITLE	DATE	
J. BIELSKIE	DES/DFT	12-19-79	
R. CERO	SUPV	5-13-80	
R. CERO	CHK	5-13-80	
E. MARCH	ENG	5-13-80	
D. FRANKENBERGER	MGR	5-13-80	
R. BARKER	QC	5-8-80	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757


"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

MILLIMETERS	INCHES
99.314	3.91
356.870	14.05

TITLE	ASSEMBLY
	TEST AID
TASK 03976	SHT
DWG 35-734 MOI	DO3 1-1

NOTES 1. CONNECTOR PINS CLOSET TO EDGE OF BOARD TO BE BENT INWARD PRIOR TO SOLDERING.

BRUNING 44-131-40279



35 TYP.  
31 PLACES

2  
TYP. 4 PLACES  
APPARATUS SIDE

SEE NOTE 1

VARIATION TABLE															
	RESISTORS		CAP.		STRAPS										
	R12	R11	C50	C51	G-J	G-H	N-P	P-Q	R-S	S-U	T-U	U-W	X-Y	X-Z	
35-622 FO0	YES	YES	YES	YES	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	
35-622 FO1	NO	NO	NO	NO	NO	YES	NO	YES	NO	YES	NO	YES	NO	YES	

NOTES:  
1. PINS CLOSEST TO EDGE OF BOARD TO BE BENT INWARD PRIOR TO WAVE SOLDERING.

REVISED PER RO5 COPPER 1/14/76 4683 MSJ5-27-81 R06	EXTENSIVE CHANGE MADE FOR RO4 SEC PREVIOUS MICRO FILM COPY. ADDED VARIATIONS F TABLE KR 3938 M 9-13-79 R05	A48 WAS SPEC'D AS ITEM E. 1/17/76 2923 19-3-76 R03 REVISED PER RO3 COPPER 1/17/76 2923 19-3-76 R03	ADDED STRAPS K,L,M. REVISED PER RO2 COPPER 1/17/76 2923 19-3-76 R02 RELEASED FOR PRODUCTION MFG. ENG. DATE	REVISIONS REVISED PER RO1 COPPER. 1/17/76 2923 19-3-76 R01 REVISED PER RO2 COPPER. 1/17/76 2923 19-3-76 R02 REVISED PER RO3 COPPER. 1/17/76 2923 19-3-76 R03 REVISED PER RO4 COPPER. 1/17/76 2923 19-3-76 R04 REVISED PER RO5 COPPER. 1/17/76 2923 19-3-76 R05
---	---	---	--	--


PERKIN-ELMER  
Computer Systems Division  
Oceanport, N.J. 07757

CAPACITORS	C34, C38, C40, C42, C44, C46, C50, C51		
CAPACITORS	C10, C4, C6, C8, C10, C12-16, C18-C23, C25, C26, C28, C32		
RESISTORS	R1-R12		
I.C.'S	A04-A06, A10-A12, A14-A17, A19-A44, A47-A61		
NAME	TITLE	DATE	ASSEMBLY
V. PEBEL	DRAFT	2-5-76	COMMUNICATION HDW.
B. CERO	CHECK	2-5-76	ASSIST BOARD
S. JOYCE	ENGR	4-28-76	
R.A. BAUER	D.C.	4-28-76	03073
S. MESSINA	MGR.	4-28-76	35-62206 D03 1-1

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF PERKIN-ELMER CORPORATION. IT IS TO BE KEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.



REVISIONS			
PRE PRODUCTION APPROVAL	DEV. DATE	INIT	DATE
WIRE # 2 WAS: 202-2 / L3-2 / CSNVMD.			
WIRE # 15 WAS: 200-3 THRU 207-3.			
EXTENSIVE CHANGES FOR PREVIOUS REV LEVEL SEE ROI D03 MICROFILM COPY			
RELEASED FOR PRODUCTION			
AREA H3 ADDED SEC LOCK WASHER (ITEM 14) TO ITEM 1			
AREA C2 29 WAS 24REF. AREA F#H3, F#H6 REFLECTED S2, S4 TO SHOW 6 TERMINALS NOT 3. ADDED NOTES 4, 5. AREA E3 THRU H3 SEE NOTE 4 (2 PLCS) & SEE NOTE 5 (2 PLCS) WERE 23 & 24.			



**WIRING INFORMATION TABLE**

WIRE NO.	FROM	TO	MNEMONIC	WIRE NO.	FROM	TO	MNEMONIC
1	100-2	S1-SW	C1	19	E1-B	L4-1	
2	102-2	S1-7	C4	20	L4-1	L3-1	
3	104-2	L1-1	CP12	21			
4	205-2	L1-2	CPEDYØ	22	S4-2	S2-2	
5	201-2	L2-2	CSFFLDØ	23	S2-2	S1-2	
6	108-3	S1-1	POFFO	24	S5-2	S4-2	
7	100-3	S3-1	LSU				
8	101-3	S4-3	ESNCO				
9	102-3	S4-1	ESNCO				
10	103-3	S2-3	PFDTØ				
11	104-3	S5-3	SUGL				
12	105-3	E1-A	P5				
13	106-3	L4-2	FAULT				
14	107-3	L3-2	WAIT				
15	200-3	S1-1W	GND				
16	201-3	S3-2	GND				
17	L1-1	L2-1					
18	S1-6	S1-7					

- NOTES:**
1. TURN SWITCH (S1) TO CENTER POSITION & ORIENT AS SHOWN.
  2. WIRES 1 THRU 16 ARE PART OF 17-471 ITEM 22.
  3. WIRES 17 THRU 24 ARE #24 GA. WHT. ITEM 21.
  4. 3 TERMINAL SWITCH FROM ITEM 29.
  5. 6 TERMINAL SWITCH FROM ITEM 29.


INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS THE PROPERTY OF PERKINELMER CORPORATION AND IS LOANED TO YOUR ORGANIZATION. IT IS TO BE USED ONLY FOR THE PURPOSES AND PERIOD SPECIFIED BY CONTRACT BETWEEN THE SUPPLIER AND THE PERKINELMER CORPORATION. NO REPRODUCTION OR DISSEMINATION OF THIS INFORMATION IS TO BE MADE WITHOUT THE WRITTEN PERMISSION OF PERKINELMER CORPORATION. THIS INFORMATION INCLUDES THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
1:1	P. CARD	DRAFT	8-1-78	ASSEMBLY
	E. CERO	CHK	8-28-79	SYSTEM CONTROL
	G. WELLY	ENGR	8-28-79	
	E. BAEKER	Q.C.	8-28-79	
	P. ABITAUTE	MGR.	8-28-79	

TOLERANCE: .005  
X: .02  
X: .03  
UNLESS OTHERWISE SPECIFIED

TASK NO. 03916  
PART NO. 09-108R4D03  
SHEET OF 1-1





REVISIONS	
RELEASED FOR PRODUCTION	
ENG. <i>S. G. ...</i>	DATE <i>10/71</i>
REVISED SHTS 183.	
KR <i>81</i>	4916 M 12-21-81 R01X

UNLESS OTHERWISE SPECIFIED		
SCALE:	TOLERANCE:	
DIMENSIONS ARE IN INCHES	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°
NAME	TITLE	DATE
B. GRAY	DES/DFT	10-8-81
R. CERO	SUPV	10-8-81
E. G. LENSTEIN	SYS TEST	10-8-81
S. BASTIAN	ENG	10-8-81
P. ORBDA	MGR	10-8-81
R. BARKER	QC	10-8-81

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
BACKPANEL	
TASK 03976	SH T
DWG 01-142 MOTROL D08	1-4

REVISIONS	01	01
SHEETS	1	2 3 4

USED IN MANUAL 47-004

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

DRAWING 44-131-40579

ROW	RIN	ROW
2	NO	1
GND	00	GND
PRDYI	01	NVM0
2XLF1	02	SCLRSI
SCLR0	03	SCLR0
NVRS0	04	PTSDI
P5	05	* KEY
	06	

ROW	RIN	ROW
LSUI	00	GND
SCATN0	01	GND
RCATN0	02	GND
PFDT0	03	GND
SINGL0	04	GND
P5	05	GND
FAULT0	06	GND
WAIT0	07	GND
P/FF0	08	GND
	09	GND
	10	* KEY
	11	GND
	12	GND

SEE NOTE 1

TITLE BOARD LOC	STM 12		STM 13		STM 14		STM 15		STM 16		TITLE BOARD LOC
	ROW	NO	ROW	NO	ROW	NO	ROW	NO	ROW	NO	
00	GND		GND		GND		GND		GND		00
01	MRES0	MRE0	MRES0	MRE0	MRES0	MRE0	MRES0	MRE0	MRES0	MRE0	01
02	MRES0	MCI0	MRES0	MCI0	MRES0	MCI0	MRES0	MCI0	MRES0	MCI0	02
03	MREF0	MCC0	MREF0	MCC0	MREF0	MCC0	MREF0	MCC0	MREF0	MCC0	03
04	MWA001	MWA001	MWA001	MWA001	MWA001	MWA001	MWA001	MWA001	MWA001	MWA001	04
05	MEA000	MEA000	MEA000	MEA000	MEA000	MEA000	MEA000	MEA000	MEA000	MEA000	05
06	MEA030	MEA020	MEA030	MEA020	MEA030	MEA020	MEA030	MEA020	MEA030	MEA020	06
07	LMB001	LMB001	LMB001	LMB001	LMB001	LMB001	LMB001	LMB001	LMB001	LMB001	07
08	LMB011	LMB021	LMB011	LMB021	LMB011	LMB021	LMB011	LMB021	LMB011	LMB021	08
09	GND		GND		GND		GND		GND		09
10	GND		GND		GND		GND		GND		10
11	LMB031	LMB041	LMB031	LMB041	LMB031	LMB041	LMB031	LMB041	LMB031	LMB041	11
12	LMB051	LMB061	LMB051	LMB061	LMB051	LMB061	LMB051	LMB061	LMB051	LMB061	12
13	LMB071	LMB081	LMB071	LMB081	LMB071	LMB081	LMB071	LMB081	LMB071	LMB081	13
14	LMB091	LMB101	LMB091	LMB101	LMB091	LMB101	LMB091	LMB101	LMB091	LMB101	14
15	LMB111	LMB121	LMB111	LMB121	LMB111	LMB121	LMB111	LMB121	LMB111	LMB121	15
16	LMB131	LMB141	LMB131	LMB141	LMB131	LMB141	LMB131	LMB141	LMB131	LMB141	16
17	LMB151	LMB161	LMB151	LMB161	LMB151	LMB161	LMB151	LMB161	LMB151	LMB161	17
18	LMB171	LMB181	LMB171	LMB181	LMB171	LMB181	LMB171	LMB181	LMB171	LMB181	18
19	GND		GND		GND		GND		GND		19
20											20
21											21
22											22
23											23
24	GND		GND		GND		GND		GND		24
25	LMB191	LMB201	LMB191	LMB201	LMB191	LMB201	LMB191	LMB201	LMB191	LMB201	25
26	LMB211	LMB221	LMB211	LMB221	LMB211	LMB221	LMB211	LMB221	LMB211	LMB221	26
27	LMB231	LMB241	LMB231	LMB241	LMB231	LMB241	LMB231	LMB241	LMB231	LMB241	27
28	LMB251	LMB261	LMB251	LMB261	LMB251	LMB261	LMB251	LMB261	LMB251	LMB261	28
29	LMB271	LMB281	LMB271	LMB281	LMB271	LMB281	LMB271	LMB281	LMB271	LMB281	29
30	LMB291	LMB301	LMB291	LMB301	LMB291	LMB301	LMB291	LMB301	LMB291	LMB301	30
31	LMB311	LMB321	LMB311	LMB321	LMB311	LMB321	LMB311	LMB321	LMB311	LMB321	31
32	LMB331	LMB341	LMB331	LMB341	LMB331	LMB341	LMB331	LMB341	LMB331	LMB341	32
33	GND		GND		GND		GND		GND		33
34	GND		GND		GND		GND		GND		34
35	LMB351	LMB361	LMB351	LMB361	LMB351	LMB361	LMB351	LMB361	LMB351	LMB361	35
36	LMB371	LMB381	LMB371	LMB381	LMB371	LMB381	LMB371	LMB381	LMB371	LMB381	36
37	MX030	MX010	MX030	MX010	MX030	MX010	MX030	MX010	MX030	MX010	37
38	MX020		MX020		MX020		MX020		MX020		38
39											39
40											40
41	RCLC0	PFSD0	RCLC0	PFSD0	RCLC0	PFSD0	RCLC0	PFSD0	RCLC0	PFSD0	41
42	BSCLR0	PTSDI	BSCLR0	PTSDI	BSCLR0	PTSDI	BSCLR0	PTSDI	BSCLR0	PTSDI	42
43	GND		GND		GND		GND		GND		43

NOTES 1. \* INDICATES KEY LOCATION IN J1 & J3

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROP-  
ERTY OF THE PERKIN-ELMER CORPORATION,  
COMPUTER SYSTEMS DIVISION, AND SHALL NOT  
BE DISCLOSED OR USED FOR ANY OTHER PUR-  
POSES EXCEPT AS SPECIFIED BY CONTRACT BE-  
TWEEN THE RECIPIENT AND THE PERKIN-ELMER  
CORPORATION. DUPLICATION OF ANY PORTION  
OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE  
BACKPANEL  
TASK 03976 SHT  
DWG 01-142 MOI D08 2 - 4

REVISIONS

BRUNING 44-131 40579

NOTES

TITLE	BOARD	LOC	TERM	CONN
00	GND	ROW 2	GND	
01	LMA090	LMA090	LMA090	
02	LMA110	LMA110	LMA110	
03	LMA130	LMA130	LMA130	
04	LMA150	LMA150	LMA150	
05	LMA170	LMA170	LMA170	
06	LMA190	LMA190	LMA190	
07	LMA210	LMA210	LMA210	
08	LMA230	LMA230	LMA230	
09	GND	GND	GND	
10	GND	GND	GND	
11	LMA250	LMA250	LMA250	
12	LMA270	LMA270	LMA270	
13	LMA290	LMA290	LMA290	
14	LMA310	LMA310	LMA310	
15	LMA330	LMA330	LMA330	
16	LMA350	LMA350	LMA350	
17	PSEL1	DUA0	PSEL1	DUA0
18	FNCE0	GND	FNCE0	GND
19	GND	GND	GND	GND
20	GND	GND	GND	GND
21	SCLK1	CLKIC	SCLK1	CLKIC
22	GND	GND	GND	GND
23	GND	GND	GND	GND
24	GND	GND	GND	GND
25	B311	B311	B311	
26	B291	B291	B291	
27	B271	B271	B271	
28	B251	B251	B251	
29	B231	B231	B231	
30	B211	B211	B211	
31	B191	B191	B191	
32	B171	B171	B171	
33	GND	GND	GND	GND
34	GND	GND	GND	GND
35	B141	B141	B141	
36	B111	B111	B111	
37	B091	B091	B091	
38	B071	B071	B071	
39	B051	B051	B051	
40	B031	B031	B031	
41	B011	B011	B011	
42	GND	GND	GND	GND
43	GND	GND	GND	GND

TITLE	BOARD	LOC	TERM	CONN
00	GND	ROW 2	GND	
01	MAT0	ALGN0	MAT0	ALGN0
02	DEXB0	EXB0	DEXB0	EXB0
03	DEXT0	GND	DEXT0	GND
04	TACK010	TACK010	TACK010	TACK010
05	TACK030	TACK030	TACK030	TACK030
06	BCNT0	SV0	BCNT0	SV0
07	CLFLR0	SCLR0	CLFLR0	SCLR0
08	GND	GND	GND	GND
09	GND	GND	GND	GND
10	GND	GND	GND	GND
11	DSTOP0	FFPF0	DSTOP0	FFPF0
12	MSTOP0	OPST0P0	MSTOP0	OPST0P0
13	PSW11	PSW11	PSW11	PSW11
14	PSW21	PSW21	PSW21	PSW21
15	PSW11	PSW11	PSW11	PSW11
16	RD291	RD291	RD291	
17	RD271	RD271	RD271	
18	RD251	RD251	RD251	
19	RD231	RD231	RD231	
20	RD211	RD211	RD211	
21	RD191	RD191	RD191	
22	RD171	RD171	RD171	
23	RD151	RD151	RD151	
24	RD131	RD131	RD131	
25	RD111	RD111	RD111	
26	RD91	RD91	RD91	
27	RD71	RD71	RD71	
28	RD51	RD51	RD51	
29	RD31	RD31	RD31	
30	DISA0	DIS0	DISA0	DIS0
31	DMAR0	DMAR0	DMAR0	DMAR0
32	GND	GND	GND	GND
33	GND	GND	GND	GND
34	GND	GND	GND	GND
35	TR010	TR010	TR010	TR010
36	TR030	TR030	TR030	TR030
37	TR050	TR050	TR050	TR050
38	TR070	TR070	TR070	TR070
39	TR091	TR091	TR091	
40	YS11	YS11	YS11	
41	YS31	YS31	YS31	
42	GND	GND	GND	GND
43	GND	GND	GND	GND

TITLE	BOARD	LOC	TERM	CONN
00	GND	ROW 2	GND	
01	MDS010	MDS010	MDS010	
02	MDS030	MDS030	MDS030	
03	MDS050	MDS050	MDS050	
04	MDS070	MDS070	MDS070	
05	MDS090	MDS090	MDS090	
06	MDS110	MDS110	MDS110	
07	MDS130	MDS130	MDS130	
08	MDS150	MDS150	MDS150	
09	GND	GND	GND	GND
10	GND	GND	GND	GND
11	MDS170	MDS170	MDS170	
12	MDS190	MDS190	MDS190	
13	MDS210	MDS210	MDS210	
14	MDS230	MDS230	MDS230	
15	MDS250	MDS250	MDS250	
16	MDS270	MDS270	MDS270	
17	MDS290	MDS290	MDS290	
18	MDS310	MDS310	MDS310	
19	GND	GND	GND	GND
20	GND	GND	GND	GND
21	MATR500	MATR500	MATR500	
22	MATR500	MATR500	MATR500	
23	GND	GND	GND	GND
24	GND	GND	GND	GND
25	DMK080	QUE0	DMK080	QUE0
26	DMK100	XRE0	DMK100	XRE0
27	DMK110	EOT0	DMK110	EOT0
28	DMK120	SOT0	DMK120	SOT0
29	DMX130	ANS0	DMX130	ANS0
30	DMX140	LOAD0	DMX140	LOAD0
31	DMX150	DMAT10	DMX150	DMAT10
32	GND	GND	GND	GND
33	GND	GND	GND	GND
34	GND	GND	GND	GND
35	DMA010	DMA010	DMA010	DMA010
36	DMA030	DMA030	DMA030	DMA030
37	DMA050	DMA050	DMA050	DMA050
38	DMA070	DMA070	DMA070	DMA070
39	DMA090	DMA090	DMA090	DMA090
40	DMA110	DMA110	DMA110	DMA110
41	DMA130	DMA130	DMA130	DMA130
42	DMA150	DMA150	DMA150	DMA150
43	GND	GND	GND	GND

REVISIONS

ADDED MINOR CHANGES 4T C9X26, 17X08, 17X12, 17X22.

REV 494 M 12-21-81 R01

PERKIN-ELMER

Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE

BACKPANEL

TASK O3976  
DWG 01-142 MOI R01 D08

SHT  
3 - 4

NOTES

ROW	NO	PIN	ROW	NO
GND	00		GND	00
D000	01	D000	D000	01
D030	02	D030	D030	02
D050	03	D050	D050	03
D070	04	D070	D070	04
D090	05	D090	D090	05
D110	06	D110	D110	06
D130	07	D130	D130	07
D150	08	D150	D150	08
GND	09	GND	GND	09
GND	10	GND	GND	10
ADRS0	11	SR0	ADRS0	11
CMD0	12	DR0	CMD0	12
DA0	13	CL070	DA0	13
TACKX0	14	RETACK0	TACKX0	14
ATNX0	15	SYN0	ATNX0	15
2XLF1	16		2XLF1	16
HW0	17	SCLR0	HW0	17
GND	18	GND	GND	18
GND	19	GND	GND	19

ROW	NO	PIN	ROW	NO
GND	00		GND	00
GND	01		GND	01
GND	02		GND	02
GND	03		GND	03
GND	04		GND	04
GND	05		GND	05
GND	06	DMX090	GND	06
GND	07	DMX080	GND	07
GND	08	DMX110	GND	08
GND	09	GND	GND	09
GND	10	GND	GND	10
GND	11	DMX100	GND	11
GND	12	GND	GND	12
GND	13	GND	GND	13
GND	14	TPC0	GND	14
GND	15	TPC0	GND	15
GND	16	GND	GND	16
GND	17	GND	GND	17
GND	18	GND	GND	18
GND	19	GND	GND	19

ROW	NO	PIN	ROW	NO
GND	00		GND	00
D010	01	D010	D010	01
D030	02	D020	D030	02
D050	03	D040	D050	03
D070	04	D060	D070	04
D090	05	D080	D090	05
D110	06	D100	D110	06
D130	07	D120	D130	07
D150	08	D140	D150	08
GND	09	GND	GND	09
ADRS0	10	SR0	ADRS0	10
CMD0	11	DR0	CMD0	11
DA0	12	CL070	DA0	12
TACKX0	13	RETACK0	TACKX0	13
ATNX0	14	SYN0	ATNX0	14
HW0	15	SCLR0	HW0	15
GND	16	GND	GND	16
GND	17	GND	GND	17
GND	18	GND	GND	18
GND	19	GND	GND	19

ROW	NO	PIN	ROW	NO
GND	00		GND	00
GND	01	ANS0	GND	01
GND	02	LOAD0	GND	02
DMX130	03	E0T0	DMX130	03
DMX150	04	S0T0	DMX150	04
DMX120	05	QUE0	DMX120	05
DMX140	06	XREG0	DMX140	06
DMX030	07	LMR00	DMX030	07
GND	08	DMA000	GND	08
GND	09	GND	GND	09
GND	10	GND	GND	10
DMX040	11	DMAI0	DMX040	11
DMX030	12	DMAI70	DMX030	12
DMX010	13	DMAI60	DMX010	13
DMX050	14	DMAI50	DMX050	14
DMX070	15	DMAI40	DMX070	15
DMX060	16	DMAI30	DMX060	16
DMX090	17	DMAI20	DMX090	17
DMX080	18	DMAI10	DMX080	18
GND	19	GND	GND	19



"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE: BACKPANEL  
 TASK: 03976 SHT: 4-4  
 DWG: 01-142 MOI DO8

REVISIONS

TITLE BOARD LOC TERM NO	I/O/COMM		I/O/COMM		I/O/COMM		HFPPP-A		HFPPP-B		CPU-A		CPU-B		TITLE BOARD LOC TERM NO
	ROW	NO	ROW	NO	ROW	NO	ROW	NO	ROW	NO	ROW	NO	ROW	NO	
	GND	00	GND	00	GND	00					GND	04	GND	05	
	D010	01	D010	01	D010	01					GND	05	GND	06	
	D030	02	D030	02	D030	02					GND	06	GND	07	
	D050	03	D050	03	D050	03					DISA0	07	DISA0	08	
	D070	04	D070	04	D070	04					ALGN0	08	ALGN0	09	
	D090	05	D090	05	D090	05					C290	09	C290	10	
	D110	06	D110	06	D110	06					C270	10	C270	11	
	D130	07	D130	07	D130	07					C250	11	C250	12	
	D150	08	D150	08	D150	08					C230	12	C230	13	
	GND	09	GND	09	GND	09					C210	13	C210	14	
	GND	10	GND	10	GND	10					C190	14	C190	15	
	ADRS0	11	SR0	ADRS0	11						C170	15	C170	16	
	CMD0	12	DR0	CMD0	12						B311	16	B311	17	
	DA0	13	CL070	DA0	13						B281	17	B281	18	
	TACKX0	14	RETACK0	TACKX0	14						B261	18	B261	19	
	ATNX0	15	SYN0	ATNX0	15						B241	19	B241	20	
	2XLF1	16		2XLF1	16						B221	20	B221	21	
	HW0	17	SCLR0	HW0	17						B201	21	B201	22	
	GND	18	GND	GND	18						B181	22	B181	23	
	GND	19	GND	GND	19						B161	23	B161	24	
											B141	24	B141	25	
											B121	25	B121	26	
											B101	26	B101	27	
											B081	27	B081	28	
											B061	28	B061	29	
											B041	29	B041	30	
											B021	30	B021	31	
											B001	31	B001	32	
											B001	32	B001	33	
											B001	33	B001	34	
											B001	34	B001	35	
											B001	35	B001	36	
											B001	36	B001	37	
											B001	37	B001	38	
											B001	38	B001	39	
											B001	39	B001	40	
											B001	40	B001	41	

TITLE BOARD LOC TERM NO	I/O		I/O		HFPPP-A		HFPPP-B		CPU-A		CPU-B		TITLE BOARD LOC TERM NO	
	ROW	NO	ROW	NO	ROW	NO	ROW	NO	ROW	NO	ROW	NO		
	GND	00	GND	00							GND	04		
	D010	01	D010	01							GND	05		
	D030	02	D030	02							GND	06		
	D050	03	D050	03							GND	07		
	D070	04	D070	04							GND	08		
	D090	05	D090	05							GND	09		
	D110	06	D110	06							GND	10		
	D130	07	D130	07							GND	11		
	D150	08	D150	08							GND	12		
	GND	09	GND	09							GND	13		
	ADRS0	10	SR0	ADRS0	10						GND	14		
	CMD0	11	DR0	CMD0	11						GND	15		
	DA0	12	CL070	DA0	12						GND	16		
	TACKX0	13	RETACK0	TACKX0	13						GND	17		
	ATNX0	14	SYN0	ATNX0	14						GND	18		
	HW0	15	SCLR0	HW0	15						GND	19		
	GND	16	GND	GND	16						GND	20		
	GND	17	GND	GND	17						GND	21		
	GND	18	GND	GND	18						GND	22		
	GND	19	GND	GND	19						GND	23		
											GND	24		
											GND	25		
											GND	26		
											GND	27		
											GND	28		
											GND	29		
											GND	30		
											GND	31		
											GND	32		
											GND	33		
											GND	34		
											GND	35		
											GND	36		
											GND	37		
											GND	38		
											GND	39		
											GND	40		
											GND	41		

TITLE: BACKPANEL  
 TASK: 03976 SHT: 4-4  
 DWG: 01-142 MOI DO8



REVISIONS

PRE PRODUCTION APPROVAL	DATE
IMV	7-22-80
DEV	7-22-80
RO1	

NOTE 3 ADDED. CONN 1, ROW 2, PIN NO.'S 37-40 WERE ADDED. CONN 1, ROW 1, PIN NO. 37 ADDED. AREA L5 WAS 35-772 F00, F01, F02. TITLE WAS M3250 BUS TERM. BD. (PSU). SHT. 142

ECI 22-4434 7-22-80/RO1

RELEASED FOR PRODUCTION  
ENG. P.T.D. DATE 7-24-80



35-772 F00, F01 & F02		35-772 F00 & F01		35-772 F00 & F02	
PIN NO	CONNECTOR 0	PIN NO	CONNECTOR 1	PIN NO	CONNECTOR 2
43	GND	43	GND	43	GND
42	MAB320	42	BSCLRO	42	
41	MAB300	41	RCLCO	41	
40	MAB280	40	GND	40	
39	MAB260	39	GND	39	
38	MAB240	38	MXO21	38	
37	MAB220	37	MXO31	37	
36	MAB200	36	LMB371	36	
35	MAB180	35	LMB351	35	
34	GND	34	GND	34	GND
33	GND	33	GND	33	GND
32	MAB160	32	LMB331	32	
31	MAB140	31	LMB311	31	NPMO
30	MAB120	30	LMB291	30	NCEO
29	MAB100	29	LMB271	29	MOB380
28	MAB080	28	LMB251	28	MDB360
27	MAB060	27	LMB231	27	MDB340
26	MAB040	26	LMB211	26	MDB320
25	MAB020	25	LMB191	25	MDRLO
24	GND	24	GND	24	DEI
23		23		23	GND
22		22		22	
21		21		21	
20		20		20	
19	GND	19	GND	19	GND
18	MAB000	18	LMB171	18	MDB300
17	MAG030	17	LMB151	17	MDB280
16	MAG020	16	LMB131	16	MDB260
15	MAG010	15	LMB111	15	MDB240
14	MAG000	14	LMB091	14	MDB220
13	ARYO	13	LMB081	13	MDB200
12	ARYO	12	LMB051	12	MDB180
11	ARGO	11	LMB031	11	MDB160
10	GND	10	GND	10	GND
09	GND	09	GND	09	GND
08	AEI	08	LMB01	08	MDB140
07		07	MPFO	07	MDB120
06		06	MEAO30	06	MDB100
05	P5C (NOTE 3)	05	MEAO10	05	MDB080
04		04	MWAO10	04	MDB060
03		03	MREFO	03	MDB040
02		02	MRD50	02	MDB020
01		01	MWEO	01	MDB000
00	GND	00	GND	00	GND

USED IN MANUAL 47-004.

PRINTED CIRCUIT BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION LEVEL:

35-772 F00	FO1
35-772 F01	FO1
35-772 F02	FO1

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.


FO2 DOUBLE ASTERISK (FIELDS 0 & 2)

FO1 ONE ASTERISK (FIELDS 0 & 1)

FO0 AS SHOWN (FIELDS 0, 1, & 2)

VARIATION TABLE

NO	DESCRIPTION
01	ADDED
02	ADDED
03	ADDED
04	ADDED
05	ADDED
06	ADDED
07	ADDED
08	ADDED
09	ADDED
10	ADDED
11	ADDED
12	ADDED
13	ADDED
14	ADDED
15	ADDED
16	ADDED
17	ADDED
18	ADDED
19	ADDED
20	ADDED
21	ADDED
22	ADDED
23	ADDED
24	ADDED
25	ADDED
26	ADDED
27	ADDED
28	ADDED
29	ADDED
30	ADDED
31	ADDED
32	ADDED
33	ADDED
34	ADDED
35	ADDED
36	ADDED
37	ADDED
38	ADDED
39	ADDED
40	ADDED
41	ADDED
42	ADDED
43	ADDED



NOTES:  
1. UNLESS OTHERWISE SPECIFIED, ALL DIODES ARE 23-034  
ALL RESISTORS ARE 1/4W ± 5%  
ALL DIODE MODULES ARE 21-090 FO1  
ALL DIODE MODULES ARE 23-062 FO1

2. ALL COMPONENTS SHOWN ARE ON 35-772 F00. COMPONENTS MARKED WITH AN ASTERISK (\*) ARE ON 35-772 F00 & F01 VERSIONS ONLY. COMPONENTS MARKED WITH A DOUBLE ASTERISK (\*\*) ARE 35-772 F00 & F02 VERSIONS ONLY.

NOTE 3: THESE SIGNALS ALSO INCLUDED ON FO1 TERMINATOR

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.



SCALE	NAME	TITLE	DATE
1:1	B. GRAY	DRAFT	7-24-80
1:1	R. CERO	CHK	7-24-80
1:1	R. BARKER	ENGR	7-24-80
1:1	R. BARKER	QC	7-24-80
1:1	E. GREENSTEIN	SYS. TEST	7-24-80

TITLE	DATE	REV	BY	CHK
3200 SERIES BUS TERM (PSU)	7-24-80	003979	QC	7-24-80

SHEET 1 OF 2






REVISIONS



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGAL NOTICE.

SCALE	NAME	TITLE	DATE	TITLE
1:1	B. GRAY	DRAFT		3200 SERIES
1:2	R. CERO	CHK		BUS TERM (PSU)
1:3	P. OBROA	ENGR		
1:4	R. BARKER	QC		
1:5	E. GREENSTEIN			

TASK: 03979  
SHEET OF: 2-2  
NO: 35-772R01



NOTES 1. BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING.

REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV	DATE
	W. J. ...	...
	P. ...	7-24-80

TITLE WAS ASSY BUS TERM., M3250, PSU (FIELDS 0,1 & 2) SHTS. 1-3  
ECJ KC 4734 7-23-80 RO1

**RELEASED FOR PRODUCTION**  
MFG. ENG. P. ... DATE 7-24-80

REVISED CIRCUITRY ON F00-F02. REVISED SHTS 1-3.  
KR 47 5066 R 9-20-82 RO2

F02	SEE SHT. 3
F01	SEE SHT. 2
F00	SEE SHT. 1

UNLESS OTHERWISE SPECIFIED			
SCALE: 2:1	TOLERANCE:		
DIMENSIONS ARE IN MILLIMETERS	.XXX ± .005	.X ± .03	ANGLES ± 1°
NAME	TITLE	DATE	
B. GRAY	G. SHINN	DES/DFT	2-18-80
R. CERO	SUPV		7-24-80
R. CERO	CHK		7-24-80
P. OBRDA	ENG		7-24-80
D. FRANKENBERGER	MGR		7-24-80
R. BARKER	QC		7-24-80

**PERKIN-ELMER**  
Computer Systems Division  
Oceanport, N.J. 07757

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE	
3200 SERIES BUS TERM. PSU (FIELDS 0,1 & 2)	
TASK 03979	SHT 1-3
DWG 35-772R02	DOB




USED IN MANUAL 47-004

METRIC

BRUNING 44-131-40679

MILLIMETERS	INCHES
422.402	16.630
76.2	3.00
13.462	.530
3.175	.125
1.575	.062

REVISIONS	



UNLESS OTHERWISE SPECIFIED

SCALE: 2:1	TOLERANCE:	
DIMENSIONS ARE IN MILLIMETERS	.XXX ± .005	.X ± .03
	.XX ± .02	ANGLES ± 1°

NAME	TITLE	DATE
B. GRAY	G. SHINN	DES/DFT 2-18-80
R. CERO		SUPV
R. CERO		CHK
P. OBRDA		ENG
D. FRANKENBERGER		MGR
R. BARKER		QC

**PERKIN-ELMER**

Computer Systems Division  
Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."

TITLE	
3200 SERIES BUS TERM PSU (FIELDS 0 & 1)	
TASK 03979	SHT 2-3
DWG 35-772R02	003






NOTES 1. BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING.

DRAWING 44-131-0079



MILLIMETERS	INCHES
422.402	16.630
76.2	3.00
13.462	.530
3.175	.125
1.575	.062

REVISIONS



UNLESS OTHERWISE SPECIFIED			
SCALE:	TOLERANCE:		
DIMENSIONS ARE IN MILLIMETERS	.XXX ± .005	.X ± .03	ANGLES ± 1°
NAME	TITLE	DATE	
B. GRAY	G. SHINN	DES/DFT	2-18-80
R. CERO		SUPV	
R. CERO		CHK	
P. OBRDA		ENG	
D. FRAUKENBERGER		MGR	
R. BARKER		QC	

**PERKIN-ELMER**  
 Computer Systems Division  
 Oceanport, N.J. 07757

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

TITLE  
**3200 SERIES  
 BUS TERM PSU  
 (FIELDS 0 & 2)**

TASK 03979	SHT
DWG 35-772R02	3-3

NOTES 1. BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING.

DRAWING 44131-4079

**PUBLICATION COMMENT FORM**

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From \_\_\_\_\_ Date \_\_\_\_\_

Title \_\_\_\_\_ Publication Title \_\_\_\_\_

Company \_\_\_\_\_ Publication Number \_\_\_\_\_

Address \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

FOLD

FOLD

Check the appropriate item.

Error Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Addition Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Other Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Explanation:

CUT ALONG LINE

FOLD

FOLD

Fold and Staple  
No postage necessary if mailed in U.S.A.

STAPLE

STAPLE

FOLD

FOLD




NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES

**BUSINESS REPLY MAIL**  
FIRST CLASS PERMIT NO. 22 OCEANPORT, N.J.

POSTAGE WILL BE PAID BY ADDRESSEE

**PERKIN-ELMER**  
Computer Systems Division  
2 Crescent Place  
Oceanport, NJ 07757



TECH PUBLICATIONS DEPT. MS 322A

FOLD

FOLD

STAPLE

STAPLE